Creating an Agile Hardware Accelerator Design Flow

Priyanka Raina

Stanford AHA! Agile Hardware Center

Stanford | ENGINEERING Electrical Engineering

Nov 27, 2019

- With the slowdown of technology scaling we cannot achieve higher performance and energy-efficiency with general purpose hardware
- Instead we are relying on specialized hardware aka accelerators to meet performance and energy demands

High Performance Core	Energy Efficient Core	Mobile GPU		Signal Processing
	Core			
High Performance Core	Energy Efficient Core	Image Processing Accelerator	Video Coding Accelerator	Neural Network Accelerator
	Energy Efficient Core			

How hardware design is done today





How hardware design is done today



How hardware design is done today



• Change of application requirements



Requirement changes

Prolonged hardware design time

- Incomplete knowledge/understanding of the problem
 - The only software that works is the software you use
 - New software never works well

An Agile Approach to Hardware Design

- Create an end-to-end system
 - From Halide application code to working CGRA based accelerators
- Evolve that system to make it more efficient



Halide Application Example – MobileNet Layer



Halide to CoreIR



Schedule

output.tile(x, y, xo, yo, xi, yi, 64, 64); output.hw_accelerate(xo, xi); conv.compute_at(output, xi) conv.update() .unroll(win.x) .unroll(win.y);

input.in()

.store_at(output, xo)
.compute_at(output, xi)
.stream_to_accelerator();

Halide IR loop nest

GENERATED_HARDWARE(xo, yo): StorageUnitToBeSpecified weights; Register<int> tmp_conv; LineBuffer<size=2x64, stencil=3x3, thruput=1> tmp_input;

for output.yi = 0 to 64: for output.xi = 0 to 64:

Load one new pixel into tmp_input

tmp_conv = tmp_input[3x3 stencil] * weights

// streaming store to memory
STORE tmp_conv to output(xo*64+xi, yo*64+yi)

CorelR circuit



An experiment on building accelerators

- Choose coarse-grained reconfigurable array (CGRA) as our base architecture
 - Since acceleration comes from exploiting parallelism in compute and locality in memory references
- Create accelerators through specialization of the base CGRA





Jade: Our first generation CGRA

- A 16x16 island-style CGRA with simple processing elements (16 bit integer ALU, registers, LUT) and memories (2 KB – SRAM, FIFO, line buffer) for image processing applications
- Built with Genesis2, a hardware generation framework that uses Perl to meta-program hardware modules written in SystemVerilog
- Taped out in Summer 2018, received packaged parts in January 2019. Chip is fully functional.



Lesson 1: Single source of truth

- For Jade, we really had two flows one for application mapping, and other for CGRA generation
 - Loosely coupled changes to hardware required manual updates to all the tools



13

Lesson 2: Staged generation of design

- We wanted to make several changes to the logical design for physical design concerns
 - We had several global signals in the design place and route tools were unsuccessful in routing them to all the tiles in narrow channels – leading to low area efficiency



Garnet: Our second generation CGRA SoC

- Garnet is more complex
 - PEs with floating point
 - MEMs with unified buffers support image + NN apps
 - Memory hierarchy: MEMs → Global Buffer → DRAM
 - Fast reconfiguration
 - Configurable power domains
- Full processor sub-system



A DSL-based hardware-software generation framework

- Goal is to generate hardware and software from a higher-level specification (single source of truth)
- But generating arbitrary hardware from arbitrary higher-level specification is an extremely difficult problem
- We divide the problem into generating different specific types of hardware like processing elements, memories and interconnect

A DSL-based hardware-software generation framework

- We create DSLs that easily express functionality of specific types of hardware
 - **PEak** for processing elements
 - Lake for memories
 - **Canal** for interconnect
 - **Gemstone** for CGRAs
 - These sit on top of our
 - Python-embedded HDL Magma
 - Hardware intermediate representation **CoreIR**
- Generate collateral for all tools in the flow from a single source of truth
- Allow passes/staged generation for separation of concerns



PEak: DSL for Processing Elements (PEs)

- Python-embedded DSL for specifying PEs
 - Defines an instruction set using algebraic data types
 - Declares all state
 - Precisely describes instruction semantics



Multiple interpretations of the same PEak program



PEak Program

Canal: DSL for Interconnect

- Canal DSL specifies interconnect using a directed graph (DiGraph)
 - Anything connectable in RTL is a node in the DiGraph
 - It introspects the PEak/Lake core to obtain IO information automatically
 - Allows multiple passes to construct and transform the graph



Traditional Representation



DiGraph Representation

Automatically generates the hardware and collateral for software tools



Gemstone: A staged generator

- All our DSLs create RTL in the form of gemstone circuit generator objects
- Gemstone allows multiple passes to
 - Change the RTL
 - Generate non-RTL collateral
- Well-defined primitives on circuit generator objects, such as add/remove ports and instantiate generators/circuits





An example pass that changes fanout global signals to river-routed global signals

- CGRA array-level application tests
- CGRA with control logic (AXI/JTAG) and second-level memory
- CGRA with ARM M3 (full SoC) tests
- These end-to-end flows are required to be "green" throughout the agile development process.

Summary

- We are creating an agile design methodology for highly-efficient accelerator systems (hardware + software) where we
 - Evaluate current system and make incremental improvements
 - Always keep an end-to-end application flow running
 - Maintain separation of concerns in the design process
- We are doing this by creating domain-specific languages (DSLs) that
 - Easily express functionality of specific types of hardware (like processors, memories and interconnect)
 - Generate collateral for all tools in the flow from a single source of truth
 - Allow passes/staged generation for separation of concerns
- We have designed an SoC called Garnet with this approach for image, vision and machine learning applications

https://aha.stanford.edu https://github.com/StanfordAHA

- Faculty: Myself, Mark Horowitz, Pat Hanrahan, Clark Barrett, Kayvon Fatahalian
- **Students**: Nikhil Bhagdikar, Alex Carsello, Ross G Daly, Caleb Donovick, David Durst, Kathleen Feng, Teguh Hofstee, Dillon Huff, Taeyoung Kong, Qiaoyi Liu, Makai Mann, Ankita Nayak, Aina Niemetz, Gedeon Nyengele, Raj Setaluri, Jeff Setter, Maxwell Strange, James Thomas, Leonard Truong, Keyi Zhang
- **Advisors**: Rick Bahr, Stephen Richardson

Collaboration Opportunities

- All our DSLs, tools and architectures are open source
- **<u>CoreIR</u>**: Hardware intermediate representation



- Magma: Python-embedded HDL
- Gemstone: Generator infrastructure on top of Magma
- **Fault**: Unified testing + formal verification for Magma
- <u>CoSA</u>: SMT based model checker
- Peak: DSL for PEs
- Lake: DSL for memories
- Canal: DSL for interconnect
- Halide-to-Hardware: Application compiler for our SoC/FPGAs
- Jade, Garnet: Our SoCs

