

# THE FORMAL SPECIFICATION OF A MICROPROCESSOR INSTRUCTION SET

by

Jonathan Bowen

ACCESSION NO. ✓	DATE 22 FEB 2002
SHELFMARK OXFORD	
 30339700P	

Technical Monograph PRG-60

January 1987

Oxford University Computing Laboratory  
Programming Research Group  
8-11 Keble Road  
Oxford OX1 3QD  
England

Copyright © 1987 Jonathan Bowen

Oxford University Computing Laboratory  
Programming Research Group  
8-11 Keble Road  
Oxford OX1 3QD  
England

Electronic mail: [bowen@uk.ec.oxford.prg](mailto:bowen@uk.ec.oxford.prg) (JANET)

To Jane and Alice

*"I only took the regular course ... the different branches of  
Arithmetic -- Ambition, Distraction, Uglification and Derision."*

-- Lewis Carroll

Oxford University Computing Laboratory  
1 Wellington Square  
Oxford OX1 3QB

# **The Formal Specification of a Microprocessor Instruction Set**

Jonathan Bowen

## **Abstract**

The specification language  $Z$  is used to define a microprocessor based system in a formal notation. The Motorola 6800 8-bit microprocessor is chosen as an example. Its simplicity allows the entire instruction set to be covered. Memory configuration and interrupts are also included. The use of a formal description language allows the possibility of verification of the instruction set. Additionally, the use of  $Z$  combined with informal text is sufficiently readable for the specification to be used for documentation purposes.

## Contents

- 1. Introduction**
- 2. Basic Concepts**
  - 2.1 Word organisation**
  - 2.2 Bitwise functions**
  - 2.3 Shift functions**
  - 2.4 Arithmetic functions**
  - 2.5 Test conditions**
  - 2.6 Hexadecimal notation**
- 3. State**
  - 3.1 Memory**
  - 3.2 Registers**
  - 3.3 System clock**
  - 3.4 M6800 system**
  - 3.5 Power-up**
- 4. Interrupts**
- 5. Instructions**
  - 5.1 Addressing modes**
  - 5.2 Accumulator and Memory instructions**
  - 5.3 Index Register and Stack instructions**
  - 5.4 Branch and Jump instructions**
  - 5.5 Condition Code Register instructions**
  - 5.6 Miscellaneous instructions**
- 6. Overall operation**
- 7. Conclusion**

**8. Acknowledgements****9. References****Appendix A. Example manual pages****Appendix B. Mathematical and Schema notation**

## 1. Introduction

Currently, computer instruction sets are normally documented using tables, semi-formal formulae and informal text. This monograph attempts to show that they may be described just as easily and with more precision using formal specification methods. Microprocessors have been formally specified previously [1]. Often these specifications have been difficult to understand since they have not been designed for documentation purposes. The specification given here concentrates on presenting a specification which is readable by humans as well as computers.

In this monograph, the specification language Z [2-7], developed at the Programming Research Group, is used to define the instruction set for an 8-bit microprocessor, the Motorola 6800. As well as the instruction set, interrupts and memory configuration are also covered. Readers not familiar with the 6800 are referred to its programming manual [8] or instruction set summary card [9]. These may also be used as a comparison with the description given here.

It was felt that a complete microprocessor instruction set should be attempted in order to detect any possible weaknesses in the use of Z for such a task. The relatively simple 6800 processor was chosen because this allowed the entire instruction set of a real microprocessor to be specified. A processor such as one of the 68000 family was deliberately not selected for an initial attempt at such a specification since its greater complexity would either require a good deal more work, or for many features not to be included.

Some of the material covered here is generally useful for any microprocessor based system. Hence any subsequent specifications could draw on this groundwork.

## 2. Basic Concepts

### 2.1 Word organisation

Machines such as microprocessors generally manipulate bits. These are organised into non-zero length finite words. By convention, bit positions are numbered from zero up.

$$\begin{aligned} \text{Bit} &\hat{=} \{ 0, 1 \} \\ \text{Word} &\hat{=} \{ w : \mathbb{N} \rightarrow \text{Bit} \mid \#w > 0 \wedge \text{dom } w = 0.. \#w-1 \} \end{aligned}$$

Often the least significant bit (LSB) and most significant bit (MSB) of a word are of particular interest.

$$\begin{array}{|l} \text{LSB, MSB} : \text{Word} \rightarrow \text{Bit} \\ \hline \forall w : \text{Word} \bullet \\ \text{LSB } w = w \ 0 \ \wedge \\ \text{MSB } w = w \ \#w-1 \end{array}$$

Each bit pattern in a word uniquely maps to a particular numerical value.

$$\begin{array}{|l} \text{val} : \text{Word} \rightarrow \mathbb{N} \\ \hline \forall w : \text{Word} \bullet \\ \#w = 1 \Rightarrow \text{val } w = \text{LSB } w \ \wedge \\ \#w > 1 \Rightarrow \text{val } w = \text{LSB } w + 2 * \text{val}(\text{succ } \#w) \end{array}$$

It is sometimes useful to set all of the bits in a word to a particular value, whatever their previous value.

$$\begin{array}{|l} \_ \text{ set } \_ : (\text{Word} \times \text{Bit}) \rightarrow \text{Word} \\ \hline \forall w : \text{Word}; b : \text{Bit} \bullet \\ w \ \text{set } b = w \# \{ 0 \mapsto b, 1 \mapsto b \} \end{array}$$

A word contains its maximum unsigned value when all the bits are set to 1's.

$$\begin{array}{|l} \hline \text{maxval} : \text{Word} \rightarrow \mathbb{N} \\ \hline \forall w : \text{Word} \cdot \\ \text{maxval } w = \text{val}(w \text{ set } 1) \end{array}$$

For convenience, we define a function to generate a word of particular size and value:

$$\begin{array}{|l} \hline \text{wrd} : \mathbb{N}_1 \rightarrow \mathbb{N} \rightarrow \text{Word} \\ \hline \forall \text{size} : \mathbb{N}_1; \text{value} : \mathbb{N}; w : \text{Word} \cdot \\ \text{wrd } \text{size } \text{value} = w \Leftrightarrow \\ \#w = \text{size} \wedge \\ \text{val } w = \text{value } \bmod \text{succ}(\text{maxval } w) \end{array}$$

Sometimes it is useful to concatenate words together since processors can often handle multiples of some base size of word. These two words may be of differing sizes for complete generality.

$$\begin{array}{|l} \hline \_ \hat{\_} \_ : (\text{Word} \times \text{Word}) \rightarrow \text{Word} \\ \hline \forall w_1, w_2 : \text{Word} \cdot \\ w_1 \hat{\_} w_2 = w_1 \cup \text{pred}^{\#w_1} w_2 \end{array}$$

The number of bits in the resulting word is the sum of the number of bits in each of the words being concatenated:

$$\vdash \forall w_1, w_2 : \text{Word} \cdot \#(w_1 \hat{\_} w_2) = \#w_1 + \#w_2$$

The high and low halves of a word may be projected using two functions. These projections can be concatenated to form the original word.

$$\begin{array}{|l} \hline \text{lo}, \text{hi} : \text{Word} \rightarrow \text{Word} \\ \hline \forall w : \text{Word} \cdot \\ \text{lo}(w) = (0..(\#w \text{ div } 2) - 1) \ll w \wedge \\ \text{hi}(w) = \text{succ}^{\#w \text{ div } 2} w \end{array}$$

$$\vdash \forall w : \text{Word} \cdot w = \text{lo}(w) \hat{\_} \text{hi}(w)$$

## 2.2 Bitwise functions

Bitwise logical functions involve individual bits. A bit may be complemented:

$$\begin{array}{|l} \sim : \text{Bit} \rightarrow \text{Bit} \\ \hline \sim = \{0 \mapsto 1, 1 \mapsto 0\} \end{array}$$

We can also AND, (inclusive) OR and (exclusive) XOR pairs of bits by providing the relevant truth table in each case:

$$\begin{array}{|l} \begin{array}{l} \cdot \\ + \\ \oplus \end{array} : (\text{Bit} \times \text{Bit}) \rightarrow \text{Bit} \\ \hline \begin{array}{l} \cdot = \{(0,0) \mapsto 0, (0,1) \mapsto 0, (1,0) \mapsto 0, (1,1) \mapsto 1\} \\ + = \{(0,0) \mapsto 0, (0,1) \mapsto 1, (1,0) \mapsto 1, (1,1) \mapsto 1\} \\ \oplus = \{(0,0) \mapsto 0, (0,1) \mapsto 1, (1,0) \mapsto 1, (1,1) \mapsto 0\} \end{array} \end{array}$$

Most microprocessors allow bitwise logical operations on words. For instance, a word may be (1's) complemented i.e. all 0 bits are changed to 1's and all 1's are changed to 0's. This is sometimes referred to as a bitwise logical NOT operation. We can upgrade the definition for a bit to a function which applies to a word:

$$\begin{array}{|l} \sim : \text{Word} \rightarrow \text{Word} \\ \hline \forall w : \text{Word} \cdot \\ \sim w = w \uparrow \sim \end{array}$$

Many bitwise operations take pairs of bits as input (e.g. those described above).

$$\begin{array}{|l} \text{WordPair} \hat{=} \\ \{ w : \mathbb{N} \rightarrow (\text{Bit} \times \text{Bit}) \mid \#w > 0 \wedge \text{dom } w = 0.. \#w - 1 \} \\ \hline \_ \text{pair} \_ : (\text{Word} \times \text{Word}) \rightarrow \text{WordPair} \\ \hline \forall w_1, w_2 : \text{Word} \cdot \\ w_1 \text{ pair } w_2 = \\ \{ i : \mathbb{N} \mid i \in \text{dom } w_1 \cap \text{dom } w_2 \cdot i \mapsto (w_1 i, w_2 i) \} \end{array}$$

The corresponding pairs of bits in a pair of words may now be ANDed, ORed, and XORed, again by upgrading the equivalent bit functions:

$$\begin{array}{l}
 \_ \bullet \_ \text{ : } \\
 \_ + \_ \text{ : } \\
 \_ \oplus \_ \text{ : (Word} \times \text{Word)} \rightarrow \text{Word} \\
 \hline
 \forall w_1, w_2 : \text{Word} \bullet \\
 w_1 \bullet w_2 = (w_1 \text{ pair } w_2) \text{ \# } (\_ \bullet \_) \wedge \\
 w_1 + w_2 = (w_1 \text{ pair } w_2) \text{ \# } (\_ + \_) \wedge \\
 w_1 \oplus w_2 = (w_1 \text{ pair } w_2) \text{ \# } (\_ \oplus \_)
 \end{array}$$

### 2.3 Shift functions

A word may be shifted left or right. In this case, the bottom (LSB) or top (MSB) bit of the word can attain a certain value, depending on the type of shift (e.g. arithmetic, logical or rotation).

$$\begin{array}{l}
 \_ \ll \_ \text{ : (Word} \times \text{Bit)} \rightarrow \text{Word} \\
 \_ \gg \_ \text{ : (Bit} \times \text{Word)} \rightarrow \text{Word} \\
 \hline
 \forall w : \text{Word}; b : \text{Bit} \bullet \\
 w \ll b = (\{w\} \ll \text{pred}\#w) \cup \{0 \mapsto b\} \wedge \\
 b \gg w = \{\#w-1 \mapsto b\} \cup (\text{succ}\#w)
 \end{array}$$

## 2.4 Arithmetic functions

Microprocessors normally allow arithmetic operations. For example, a word may be incremented or decremented. The result wraps around if there is overflow or underflow in each case.

$$\begin{array}{|l}
 \text{inc, dec : Word} \gg \text{Word} \\
 \hline
 \forall w : \text{Word} \cdot \\
 \text{inc } w = \text{wr d } \#w \text{ (succ } \oplus \{\text{maxval } w \mapsto 0\}) (\text{val } w) \wedge \\
 \text{dec } w = \text{wr d } \#w \text{ (}\{0 \mapsto \text{maxval } w\} \cup \text{pred}) (\text{val } w)
 \end{array}$$

Incrementing and then decrementing a word (or vice versa) leaves it unchanged. Additionally one is the inverse of the other.

$$\vdash \text{inc} \circ \text{dec} = \text{dec} \circ \text{inc} = \text{id}[\text{Word}]$$

$$\vdash \text{dec} = \text{inc}^{-1}$$

This may be generalised for addition and subtraction by repeatedly incrementing or decrementing a word:

$$\begin{array}{|l}
 \_ + \_ , \\
 \_ - \_ : (\text{Word} \times \mathbb{N}) \rightarrow \text{Word} \\
 \hline
 \forall w : \text{Word}; i : \mathbb{N} \cdot \\
 w + i = \text{inc}^i w \wedge \\
 w - i = \text{dec}^i w
 \end{array}$$

Similarly, a second word, possibly of a different size, may be added to or subtracted from a word. The size of the resulting word is determined by the first word.

$$\begin{array}{|l}
 \_ + \_ , \\
 \_ - \_ : (\text{Word} \times \text{Word}) \rightarrow \text{Word} \\
 \hline
 \forall w_1, w_2 : \text{Word} \cdot \\
 w_1 + w_2 = w_1 + (\text{val } w_2) \wedge \\
 w_1 - w_2 = w_1 - (\text{val } w_2)
 \end{array}$$

Some operations can return the 2's complement (negation) of a word:

$$\begin{array}{|l} \hline - : \text{Word} \rightarrow \text{Word} \\ \hline \forall w : \text{Word} \cdot \\ \quad \sim w = (w \text{ set } 0) - w \end{array}$$

Note that the 1's complement (bitwise logical NOT) and 2's complement (negation) of a word are related as follows:

$$\vdash \forall w : \text{Word} \cdot \sim w = \text{inc}(\sim w)$$

Sometimes it is useful to "sign-extend" a word into another (normally longer) word. This involves setting any extra bits to the value of the most significant bit (the "sign" bit) in the first word. The rest of the bits in the resulting word are set to the values of the equivalent bits in the first word.

$$\begin{array}{|l} \hline \_ \text{signext} \_ : (\text{Word} \times \text{Word}) \rightarrow \text{Word} \\ \hline \forall w_1, w_2 : \text{Word} \cdot \\ \quad w_1 \text{ signext } w_2 = (w_2 \text{ set } (\text{MSB } w_1)) \oplus w_1 \end{array}$$

A word can be used as a signed relative offset. The value of the top bit determines the direction of the offset.

$$\begin{array}{|l} \hline \_ \pm \_ : (\text{Word} \times \text{Word}) \rightarrow \text{Word} \\ \hline \forall w_1, w_2 : \text{Word} \cdot \\ \quad w_1 \pm w_2 = w_1 + (w_2 \text{ signext } w_1) \end{array}$$

This is particularly useful for branch instructions which usually allow a relative branch forwards and backwards.

## 2.5 Test conditions

Most microprocessors contain a status word which contains bits related to the results of previous operations. Different operations may affect different bits. Sometimes different operations affect the same bit in (possibly subtly) different ways.

Often we wish to test whether a word has a zero value, returning a '1' if it has and a '0' if not:

zero	: Word $\rightarrow$ Bit
$\forall w$	: Word •
	ran $w = \{0\} \Rightarrow$ zero $w = 1 \wedge$
	ran $w \neq \{0\} \Rightarrow$ zero $w = 0$

Conversely, we may wish to test whether a word contains all 1's, returning a '1' if it does and a '0' if not. This test can not usually be performed by microprocessors explicitly (unlike the test for zero above). However it can still be useful for the specification of other test conditions (see later).

ones	: Word $\rightarrow$ Bit
$\forall w$	: Word •
	ones $w =$ zero( $\sim w$ )

Testing for a negative value can be performed by most microprocessors, returning a '1' if it is negative and a '0' if not. Negative words have the top "sign" bit set. Hence this function can be performed by the previously defined MSB function.

## 2.6 Hexadecimal notation

Most microprocessor documentation uses hexadecimal values for op-codes, addresses and so forth, since this notation may easily be converted to the corresponding bit pattern. Each digit is the equivalent of four bits. Hexadecimal digits are drawn from the set of characters (CHAR) and consist of the decimal digits '0' to '9' and the letters 'A' to 'F'. Each of these hexadecimal digits uniquely maps to a numerical value:

[CHAR]

hex : CHAR  $\rightarrow$  N

hex = { '0'  $\mapsto$  0, '1'  $\mapsto$  1, '2'  $\mapsto$  2, '3'  $\mapsto$  3,  
 '4'  $\mapsto$  4, '5'  $\mapsto$  5, '6'  $\mapsto$  6, '7'  $\mapsto$  7,  
 '8'  $\mapsto$  8, '9'  $\mapsto$  9, 'A'  $\mapsto$  10, 'B'  $\mapsto$  11,  
 'C'  $\mapsto$  12, 'D'  $\mapsto$  13, 'E'  $\mapsto$  14, 'F'  $\mapsto$  15 }

We can define a function to handle a sequence of hexadecimal digits (i.e. a hexadecimal number). We shall employ the widely used notation of prefixing 0x to the hexadecimal string.

0x : (seq CHAR)  $\rightarrow$  N

0x<> = 0

$\forall s : \text{seq}_1 \text{ CHAR} \mid \text{ran } s \subseteq \text{dom hex} \cdot$

$0x s = 16 * 0x(\text{front } s) + \text{hex}(\text{last } s)$

An alternative possibility would be to postfix the letter H (i.e. to define a similar postfix function, \_H).

### 3. State

We shall consider the state of a 6800 based system in three parts, covering static conditions and then changes in state in each case:

1. Memory
2. Registers
3. System clock

We shall then combine these and consider changes in state of the entire system (as defined above) when an instruction is executed or an interrupt occurs. Finally, the state of the system when it powers up is detailed.

The 6800 operates on 8-bit bytes of data and 16-bit addresses:

$$\begin{aligned} \text{Byte} &\hat{=} \{ w : \text{Word} \mid \#w = 8 \} \\ \text{Address} &\hat{=} \{ w : \text{Word} \mid \#w = 16 \} \end{aligned}$$

The following functions convert values to data bytes and addresses respectively:


$$\begin{aligned} \text{data} &\hat{=} (\text{wrd } 8) \\ \text{addr} &\hat{=} (\text{wrd } 16) \end{aligned}$$

Some numerical values have known ranges. In particular, some numbers will fit into a *nibble* (4 bits), a *data byte* (8 bits) and a *word address* (16 bits). It is useful to define these ranges.


$$\begin{aligned} \text{value}_4 &\hat{=} 0..2^4-1 \\ \text{value}_8 &\hat{=} 0..2^8-1 \\ \text{value}_{16} &\hat{=} 0..2^{16}-1 \end{aligned}$$

### 3.1 Memory

The address space of the 6800 (and many other microprocessors) may be considered as a total function from Addresses to Bytes. We shall assume that ROM (Read Only Memory) and RAM (Random Access Memory) make up the available real memory. These two areas do not overlap.



The memory may be updated by operations such as instructions and interrupts. In this case, the ROM and RAM areas (i.e. their domains) do not change. The RAM contents may be partially updated by an instruction or interrupt. Areas outside valid ROM and RAM may vary unpredictably and are thus not defined by this specification. The values in ROM do not vary. Only values in RAM may be updated reliably. Additionally, some operations do not affect the RAM contents.



$$\exists \text{Memory} \hat{=} \Delta \text{Memory} \mid \delta \text{Mem} = \emptyset$$

Note that the assumptions above are not strictly true in all cases. For example, it is possible to have software switchable banked memory. However they hold for the majority of simple systems. In practice areas outside ROM and RAM may be used for memory mapped I/O. This is not covered here since it is very system dependent. It could be considered separately.

### 3.2 Registers

The 6800 has a number of registers:

```

Regs ::= A   | B   | CCR
       | PCH | PCL | PC
       | SPH | SPL | SP
       | XH  | XL  | X
  
```

Most of these are 8-bit registers:

$$\text{Regs}_8 \hat{=} \{ A, B, CCR, PC_H, PC_L, SP_H, SP_L, X_H, X_L \}$$

Two of the 8-bit registers are general purpose accumulators:

$$\text{Accumulator} \hat{=} \{ A, B \}$$

Some of the registers are normally used in pairs, so that they may be used to hold 16-bit memory addresses:

$$\text{Regs}_{16} \hat{=} \{ PC, SP, X \}$$

The 8-bit registers always contain byte values and the 16-bit registers always contain address values. The low and high bytes of the PC, SP and X registers concatenate to form 16-bit registers. The top two bits of the CCR are unused and are always set to 1.

#### Registers

Reg : Regs  $\rightarrow$  Word

Reg(Regs<sub>8</sub>)  $\subseteq$  Byte

Reg(Regs<sub>16</sub>)  $\subseteq$  Address

Reg(PC) = Reg(PC<sub>L</sub>)  $\wedge$  Reg(PC<sub>H</sub>)

Reg(SP) = Reg(SP<sub>L</sub>)  $\wedge$  Reg(SP<sub>H</sub>)

Reg(X) = Reg(X<sub>L</sub>)  $\wedge$  Reg(X<sub>H</sub>)

Reg CCR [6..7] = {1}

Any of the registers may be updated by an instruction (or interrupt). Every instruction consists of one or more bytes. (External interrupts have no bytes.) Normally the next instruction to be executed is the instruction following the current instruction. This may be overridden, for example by a branch instruction (see later). Individual bits in the Condition Code Register may be updated by the instruction depending on the result of the operation. However the top two bits of the CCR remain set to 1's even if the instruction attempts to overwrite them.

$\Delta$ Registers Registers Registers' NBytes : N Next : Address $\delta$ Reg : Regs $\rightarrow$ Word $\delta$ CCR : (0..7) $\rightarrow$ Bit
Next = Reg(PC) + NBytes Reg' = Reg $\oplus$ {PC $\mapsto$ Next} $\oplus$ $\delta$ Reg $\oplus$ {CCR $\mapsto$ (Reg(CCR) $\oplus$ $\delta$ CCR $\oplus$ {6 $\mapsto$ 1, 7 $\mapsto$ 1})}

Sometimes an operation does not affect the 6800 registers (apart from the Program Counter which is automatically updated):

$$\Xi \text{Registers} \hat{=} \Delta \text{Registers} \mid \delta \text{Reg} = 0 \wedge \delta \text{CCR} = 0$$

Condition codes

The Condition Code Register holds various single bit codes at different bit positions. These are the carry, overflow, zero, negative, interrupt mask and half-carry bits:

C  $\hat{=}$  0  
 V  $\hat{=}$  1  
 Z  $\hat{=}$  2  
 N  $\hat{=}$  3  
 I  $\hat{=}$  4  
 H  $\hat{=}$  5

The contents of the individual condition code bits are often of interest. We make the following definitions for syntactic brevity:

C<sub>cc</sub>  $\hat{=}$  (Reg CCR) C  
 V<sub>cc</sub>  $\hat{=}$  (Reg CCR) V  
 Z<sub>cc</sub>  $\hat{=}$  (Reg CCR) Z  
 N<sub>cc</sub>  $\hat{=}$  (Reg CCR) N  
 I<sub>cc</sub>  $\hat{=}$  (Reg CCR) I  
 H<sub>cc</sub>  $\hat{=}$  (Reg CCR) H

Condition code bits often depend on the values of bits in results of operations. For the convenience of these specifications, we use the following short forms for  $i \in 0..7$ ,  $j \in 0..15$  and  $x \in$  Accumulator:

x<sub>i</sub>  $\hat{=}$  (Reg x) i  
 M<sub>i</sub>  $\hat{=}$  (Mem M) i  
 R<sub>i</sub>  $\hat{=}$  R i  
 X<sub>j</sub>  $\hat{=}$  (Reg X) j  
 RR<sub>j</sub>  $\hat{=}$  RR j

### 3.3 System clock

The system contains a clock which controls the timing of the system. This consists of a sequence of pulses. This may be modelled as the number of clock pulses which have occurred since the system was powered-up:

$$\left[ \begin{array}{l} \text{Clock} \\ \text{Clk} : N \end{array} \right]$$

When an instruction is executed or an interrupt occurs, it takes a certain number of clock cycles to execute:

$$\left[ \begin{array}{l} \Delta \text{Clock} \\ \text{Clock} \\ \text{Clock}' \\ \text{Cycles} : N \\ \hline \text{Clk}' = \text{Clk} + \text{Cycles} \end{array} \right]$$

### 3.4 M6800 system

The system state consists of memory, registers and a clock:

$$M6800 \hat{=} \text{Memory} \wedge \text{Registers} \wedge \text{Clock}$$


There are various types of 6800 addressing modes. Additionally, the 6800 may respond to an external Interrupt or execute an Illegal instruction.

```

Modes ::= Immediate
        | Direct
        | Indexed
        | Extended
        | Inherent
        | Relative
        | Interrupt
        | Illegal
  
```

Each of these modes is detailed later.

When an instruction is executed, the op-code is read from the memory location indicated by the current value of the Program Counter. The instruction will have a particular addressing mode. The state of the system will change when the instruction has executed:



Some operations do not affect the memory or registers (apart from the Program Counter which is automatically incremented depending on NBytes):

$$\exists M6800 \hat{=} \Delta M6800 \wedge \exists \text{Memory} \wedge \exists \text{Registers}$$

### 3.5 Power-up


The clock starts from zero for convenience in this model, when the system is initialised (i.e. powered up). It is assumed that the ROM already holds the program to be executed.

Interrupts are disabled and the Program Counter is loaded from the top two locations in memory. Note that hexadecimal numbers are used, rather than decimal, for memory addresses and op-code values since this is more normal (and convenient) in microprocessor documentation as discussed earlier.

$M6800_{INIT}$
$M6800'$
$Clk' = 0$
$I_{cc}' = 1$
$Reg'(PC_H) = Mem'(addr\ 0xFFFFE)$
$Reg'(PC_L) = Mem'(addr\ 0xFFFF)$

#### 4. Interrupts

When an interrupt occurs, or if the SWI or WAI instructions are executed (see later), all the 6800 registers are saved on the stack. program control is transferred to a new address specified by the contents of memory at a particular vector address. The interrupt mask bit is set in the Condition Code Register. This is defined by a framing schema (denoted by  $\Phi$ ) which may be used in the subsequent definitions of these cases:



There are three interrupts which may be activated externally to the 6800 microprocessor. An external interrupt is not an instruction read from memory so it may be considered to have a length of zero bytes. This will result in program control returning to the current instruction when an RTI instruction (see later) is subsequently executed at the end of the interrupt service routine, provided the stack is not corrupted.

It takes a number of clock cycles to service the interrupt and stack the registers. The exact number of cycles could not be found in the documentation used to formulate this specification [8,9], so it is not given here. It is likely to be of the order of the minimum number of cycles taken by the WAI instruction. If known, it could easily be inserted in the following schemas.

The hardware interrupt (IRQ) can only be activated if the interrupt mask bit in the CCR is clear:

IRQ
$\Phi$ Interrupt
$I_{CC} = 0$
Vector = 0xFFF8
NBytes = 0

The non-maskable interrupt (NMI) may be activated at any time:

NMI
$\Phi$ Interrupt
NMI? : Bit
NMI? = 0
Vector = 0xFFFC
NBytes = 0

When a reset occurs, the registers are not stacked and the memory is left unaffected, but the "reset" vector is used to restart the program in the same way as occurs at power-up:

Reset
$\Delta$ 16800
$\Sigma$ Memory
SReg = { $PC_H \mapsto \text{Mem}(\text{addr } 0xFFFFE),$ $PC_L \mapsto \text{Mem}(\text{addr } 0xFFFF) }$
SCCR = { $I \mapsto 1$ }

In conclusion, the system has three possible sources of external interrupt. Note that the 6800 interrupt vectors are all located at the top of memory. Hence it is normal for this area to be contained in ROM.

## 5. Instructions


All microprocessors have a set of instructions which they can execute. These instructions can affect the registers and/or the memory using a variety of addressing modes, depending on the microprocessor involved.

### 5.1 Addressing modes

Many of the 6800 instructions use a selection of memory addressing modes. Each has a memory address (M) of an operand calculated in a manner depending on the addressing mode. The op-code for a given type of addressing mode is always a constant offset from the op-code for a particular base addressing mode. The 6800 Extended addressing mode may conveniently be selected for this base addressing mode. The corresponding op-code for a particular instruction will be known as the base op-code (OpBase). The value of OpBase is specified in subsequent schemas defining specific instructions.


The number of clock cycles which an instruction takes to execute also depends on the addressing mode. Again this is easily calculated from a base number of cycles for a particular addressing mode (CyclesBase). The number of execution cycles may be defined in terms of an offset from the base number of cycles in subsequent schemas.

The information above may be combined together in a framing schema for use when defining each of the addressing modes covered in the rest of the section:




We shall now define the major addressing modes of the 6800 as framing schemas for use by subsequent schemas describing individual 6800 instructions.


Immediate mode addressing gives the address of the byte immediately following the instruction op-code byte:




Direct mode addresses are in the first 256 bytes of memory. The byte following the op-code specifies this address, the upper byte of the address being zero:



Indexed mode address are calculated by adding the contents of the byte following the op-code (0-255) to the index register:



Extended mode addresses are specified fully using the two bytes following the op-code, high byte first, low byte second:




Several or all of these addressing modes may be used by a specific instruction. Hence we shall combine them together into one schema.

$$\Phi Modes \cong \Phi Immediate \vee \Phi Direct \vee \Phi Indexed \vee \Phi Extended$$


There are two other addressing modes used by many instructions so these are also defined separately here.

Some instructions use inherent addressing. In this case there is no memory address to be calculated. The instruction consists of a single byte op-code.



Note that the memory address (M) is left undefined in the above framing schema since it will never be used in later specifications making use of this schema.

Some "branch" instructions use relative addressing to calculate a new value for the Program Counter if a branch occurs. The byte following the op-code is sign-extended and added to the address of the next instruction. Hence a branch instruction may transfer program control up to 127 bytes forwards or 128 bytes backwards relative to the start of the instruction following the branch instruction.



The complete instruction set of the 6800 is covered in subsequent sections consisting of families of related instructions as designated by Motorola [8].

## 5.2 Accumulator and Memory instructions

This family of instructions use one or both of the 8-bit accumulators and/or a byte in memory. These can be further sub-divided into different types of instruction, depending on the allowed addressing modes.

### Inherent addressing

Some instructions use inherent addressing and operate on accumulator A or B only. The memory contents are unaffected. The instruction operation produces a byte result, R, which is used to update the accumulator.

$\Phi$ SingleAcc $\Phi$ Inherent $\Xi$ Memory x : Accumulator R : Byte
<hr/> Cycles = CyclesBase $\delta$ Reg = { x $\mapsto$ R }


### Accumulator addressing

Either of the accumulators may be pushed onto or popped off the stack. These operations take four cycles to execute.


$\Phi$ StackAcc $\Phi$ Inherent x : Accumulator OpBase : Value <sub>g</sub>
<hr/> (x = A $\wedge$ Op = OpBase) $\vee$ (x = B $\wedge$ Op = OpBase + 1) Cycles = CyclesBase + 2

Single operand addressing

Some instructions have a single operand. They can update a memory byte by performing an operation on it, but only using a limited set of the available addressing modes:



These can also perform the same operation on one of the accumulators. These replace the op-codes which would have been used by the immediate and direct addressing modes not used because of the limited number of addressing modes above.



The last two schemas may be combined to produce a framing schema which describes single operand instructions with multiple addressing modes:

$$\Phi\text{Single} \hat{=} \Phi\text{MemUpdate} \vee \Phi\text{AccUpdate}$$

Double operand addressing

Some instructions have two operands. One is in one of the two accumulators and the other is extracted from memory using a selection of addressing modes. The op-code base offsets are calculated from the op-code base of the instruction which uses accumulator A (OpBaseA). The value of OpBaseA is defined in subsequent schema definitions for specific instructions.

$\Phi$ Accumulator $\Phi$ Modes $x$ : Accumulator OpBaseA : Value <sub>g</sub>
$(x = A \wedge \text{OpBase} = \text{OpBaseA}) \vee$ $(x = B \wedge \text{OpBase} = \text{OpBaseA} + 0x40)$

These double operand instructions leave memory unaffected and take the basic number of clock cycles to execute. The instruction operation produces a byte result (R).

$\Phi$ Double $\Phi$ Accumulator $\Xi$ Memory R : Byte
Cycles = CyclesBase $\delta$ Reg = { $x \mapsto R$ }

**Test instruction framing schema**

Some instructions simply perform tests on a byte value,  $T$ . In this case, the memory and registers (apart from the CCR) are left unaffected (or effectively updated with existing contents). The top "sign" bit of the byte may be of particular interest.

$\Phi$ Test $\Phi$ Modes $x$ : Accumulator $T$ : Byte $T_7$ : Bit  $\delta$ Mem $\in \{ \emptyset, \{ M \mapsto \text{Mem}(M) \} \}$ $\delta$ Reg $\in \{ \emptyset, \{ x \mapsto \text{Reg}(x) \} \}$ $T_7 = \text{MSB}(T)$
--

The accumulator and memory family of instructions can now be defined using the framing schemas above. All the instructions operate on 8-bit values in memory and the two accumulators.

Transfer instructions

Some instructions simply transfer bytes between registers and/or memory without modifying their contents. For example, an accumulator may be loaded from a memory byte. The Condition Code Register bits are updated appropriately.

LDA
$\Phi$ Double
OpBaseA = 0xB6
R = Mem(M)
$\$CCR = \{ N \mapsto R_7,$
$Z \mapsto \text{zero}(R),$
$V \mapsto 0 \}$

Conversely, there is an instruction to store the contents of an accumulator into a byte in memory. This cannot use the immediate addressing mode. It takes an extra clock cycle to execute compared to most other similar instructions (e.g. LDA). The addressed memory byte is updated with the result and the CCR bits are set appropriately.

STA
$\Phi$ Accumulator
OpBaseA = 0xB7
Mode $\neq$ Immediate
Cycles = CyclesBase + 1
$\$Mem = \{ M \mapsto \text{Reg}(x) \}$
$\$Reg = 0$
$\$CCR = \{ N \mapsto \text{MSB}(\text{Reg } x),$
$Z \mapsto \text{zero}(\text{Reg } x),$
$V \mapsto 0 \}$

The accumulators may be transferred back and forth:

TAB
$\Phi$ SingleAcc
Op = 0x16
$\delta$ Reg = { A $\mapsto$ Reg(B) }
$\delta$ CCR = { N $\mapsto$ B <sub>7</sub> , Z $\mapsto$ zero(B), V $\mapsto$ 0 }

TBA
$\Phi$ SingleAcc
Op = 0x17
$\delta$ Reg = { B $\mapsto$ Reg(A) }
$\delta$ CCR = { N $\mapsto$ A <sub>7</sub> , Z $\mapsto$ zero(A), V $\mapsto$ 0 }

The accumulators may be pushed on to the stack. In this case, the condition codes are not affected.

PSH
$\Phi$ StackAcc
OpBase = 0x36
$\delta$ Mem = { Reg(SP) $\mapsto$ Reg(x) }
$\delta$ Reg = { SP $\mapsto$ Reg(SP)-1 }
$\delta$ CCR = $\emptyset$

The accumulators may also be restored from the stack. Again, the CCR is unaffected. In this case the memory contents are also unaffected.

PULA
$\Phi$ StackAcc $\Xi$ Memory
OpBase = 0x32
$\S$ Reg = { x $\mapsto$ Mem(Reg(SP)+1), SP $\mapsto$ Reg(SP)+1 }
$\S$ CCR = 0

### Logical instructions

Some instructions perform bitwise logical operations on the accumulators and memory bytes. For example, a byte operand may be 1's complemented:

COM
$\Phi$ Single
OpBase = 0x73
R = $\sim$ Operand
$\S$ CCR = { N $\mapsto$ R <sub>7</sub> , Z $\mapsto$ zero(R), V $\mapsto$ 0, C $\mapsto$ 1 }

There is a bitwise logical AND instruction:

<p>AND</p> <hr/> <p><math>\Phi</math>Double</p> <hr/> <p>OpBaseA = 0xB4  <math>R = \text{Reg}(x) \cdot \text{Mem}(M)</math>            SCCR = { <math>N \mapsto R_7,</math>                      <math>Z \mapsto \text{zero}(R),</math>                      <math>V \mapsto 0</math> }</p>
---

a bitwise logical inclusive OR instruction:

<p>ORA</p> <hr/> <p><math>\Phi</math>Double</p> <hr/> <p>OpBaseA = 0xBA  <math>R = \text{Reg}(x) \vee \text{Mem}(M)</math>            SCCR = { <math>N \mapsto R_7,</math>                      <math>Z \mapsto \text{zero}(R),</math>                      <math>V \mapsto 0</math> }</p>
--

and a bitwise logical exclusive OR instruction:

<p>EOR</p> <hr/> <p><math>\Phi</math>Double</p> <hr/> <p>OpBaseA = 0xB8  <math>R = \text{Reg}(x) \oplus \text{Mem}(M)</math>            SCCR = { <math>N \mapsto R_7,</math>                      <math>Z \mapsto \text{zero}(R),</math>                      <math>V \mapsto 0</math> }</p>
--

Arithmetic instructions

Some instructions perform simple arithmetic operations on bytes.

An operand may be incremented. The overflow bit in the CCR is set if the original contents of the operand had the top bit clear and the rest of the operand bits were set to 1's.

<p>INC</p> <hr/> $\Phi$ Single
<p>OpBase = 0x7C  R = Operand + 1  SCCR = { N <math>\mapsto</math> R<sub>7</sub>,  Z <math>\mapsto</math> zero(R),  V <math>\mapsto</math> <math>\sim</math>Operand(7) * ones(7 <math>\ll</math> Operand) }</p>

Conversely, an operand may be decremented. The overflow bit in the CCR is set if the original contents of the operand had the top bit set and the rest of the operand bits were zero.

<p>DEC</p> <hr/> $\Phi$ Single
<p>OpBase = 0x7A  R = Operand - 1  SCCR = { N <math>\mapsto</math> R<sub>7</sub>,  Z <math>\mapsto</math> zero(R),  V <math>\mapsto</math> Operand(7) * zero(7 <math>\ll</math> Operand) }</p>

There are three "add" instructions. They all update the half-carry bit in the CCR with the carry from bit 3. The overflow bit is set if there was a 2's complement overflow. The carry bit is set if there was a carry from the most significant bit of the result. The standard "add" instruction simply adds a byte from memory to an accumulator.

ADD
$\Phi$ Double
OpBaseA = 0xBB
$R = \text{Reg}(x) + \text{Mem}(M)$
$\text{SCCR} = \{ H \mapsto x_3 \bullet M_3 \bullet M_3 \bullet \sim R_3 \bullet \sim R_3 \bullet x_3,$ $N \mapsto R_7,$ $Z \mapsto \text{zero}(R),$ $V \mapsto x_7 \bullet M_7 \bullet \sim R_7 \bullet \sim x_7 \bullet \sim M_7 \bullet R_7,$ $C \mapsto x_7 \bullet M_7 \bullet M_7 \bullet \sim R_7 \bullet \sim R_7 \bullet x_7 \}$

Accumulator B can be added to accumulator A (but not vice versa):

ABA
$\Phi$ SingleAcc
Op = 0x1B
$R = \text{Reg}(A) + \text{Reg}(B)$
$\text{SReg} = \{ A \mapsto R \}$
$\text{SCCR} = \{ H \mapsto A_3 \bullet B_3 \bullet B_3 \bullet \sim R_3 \bullet \sim R_3 \bullet A_3,$ $N \mapsto R_7,$ $Z \mapsto \text{zero}(R),$ $V \mapsto A_7 \bullet B_7 \bullet \sim R_7 \bullet \sim A_7 \bullet \sim B_7 \bullet R_7,$ $C \mapsto A_7 \bullet B_7 \bullet B_7 \bullet \sim R_7 \bullet \sim R_7 \bullet A_7 \}$

The current value of the carry bit in the CCR may be added to the result as well:

ADC
$\Phi$ Double
OpBaseA = 0xB9
$R = \text{Reg}(x) + \text{Mem}(M) + C_{CC}$
$\text{SCCR} = \{ H \mapsto x_3 \bullet M_3 \bullet M_3 \bullet \sim R_3 \bullet \sim R_3 \bullet x_3,$ $N \mapsto R_7,$ $Z \mapsto \text{zero}(R),$ $V \mapsto x_7 \bullet M_7 \bullet \sim R_7 \bullet \sim x_7 \bullet \sim M_7 \bullet R_7,$ $C \mapsto x_7 \bullet M_7 \bullet M_7 \bullet \sim R_7 \bullet \sim R_7 \bullet x_7 \}$

There is a “Decimal Adjust Accumulator” instruction for use when binary coded decimal (BCD) operands are involved. The adjustment to be added to the accumulator is calculated from the carry bit, upper half-byte value of the accumulator, half-carry bit and lower half-byte value of the accumulator as follows:

$$\text{daa} : \text{Bit} \times \text{Value}_4 \times \text{Bit} \times \text{Value}_4 \rightarrow \text{Value}_8$$

$$\forall i : \text{Bit} \times \text{Value}_4 \times \text{Bit} \times \text{Value}_4 \cdot$$

$$i \in \{0\} \times \{0x0..0x9\} \times \{0\} \times \{0x0..0x9\} \Rightarrow \text{daa } i = 0x00$$

$$i \in \{0\} \times \{0x0..0x8\} \times \{0\} \times \{0xA..0xF\} \Rightarrow \text{daa } i = 0x06$$

$$i \in \{0\} \times \{0x0..0x9\} \times \{1\} \times \{0x0..0x3\} \Rightarrow \text{daa } i = 0x06$$

$$i \in \{0\} \times \{0xA..0xF\} \times \{0\} \times \{0x0..0x9\} \Rightarrow \text{daa } i = 0x60$$

$$i \in \{0\} \times \{0x9..0xF\} \times \{0\} \times \{0xA..0xF\} \Rightarrow \text{daa } i = 0x66$$

$$i \in \{0\} \times \{0xA..0xF\} \times \{1\} \times \{0x0..0x3\} \Rightarrow \text{daa } i = 0x66$$

$$i \in \{0\} \times \{0x0..0x2\} \times \{0\} \times \{0x0..0x9\} \Rightarrow \text{daa } i = 0x60$$

$$i \in \{0\} \times \{0x0..0x2\} \times \{0\} \times \{0xA..0xF\} \Rightarrow \text{daa } i = 0x66$$

$$i \in \{0\} \times \{0x0..0x3\} \times \{1\} \times \{0x0..0x3\} \Rightarrow \text{daa } i = 0x66$$

Entries not included in the table are undefined. The overflow bit in the CCR is always undefined after this instruction has been executed. It is intended that this instruction should be used immediately after an “add” instruction.

DAA

SingleAcc

Adjustment : Byte

Undefined : Bit

Op = 0x1B

Adjustment = data daa(C<sub>CC</sub>, val hi(Reg A),  
H<sub>CC</sub>, val lo(Reg A))

R = A + Adjustment

SReg = { A → R }

SCCR = { N → R<sub>7</sub>,

Z → zero(R),

V → Undefined,

C → ~zero(hi Adjustment) }

There are matching "subtract" instructions for each "add" instruction. Note however that the half-carry bit in the CCR is left unaffected by these instructions.

SUB

 $\Phi$ Double

OpBaseA = 0xB0

 $R = \text{Reg}(x) - \text{Mem}(M)$  $\$CCR = \{ N \mapsto R_7,$  $Z \mapsto \text{zero}(R),$  $V \mapsto x_7 \oplus \sim M_7 \oplus \sim R_7 \oplus \sim x_7 \oplus M_7 \oplus R_7,$  $C \mapsto \sim x_7 \oplus M_7 \oplus M_7 \oplus R_7 \oplus R_7 \oplus \sim x_7 \}$ 

SBA

 $\Phi$ SingleAcc

Op = 0x10

 $R = \text{Reg}(A) - \text{Reg}(B)$  $\$Reg = \{ A \mapsto R \}$  $\$CCR = \{ N \mapsto R_7,$  $Z \mapsto \text{zero}(R),$  $V \mapsto A_7 \oplus \sim B_7 \oplus \sim R_7 \oplus \sim A_7 \oplus B_7 \oplus R_7,$  $C \mapsto \sim A_7 \oplus B_7 \oplus B_7 \oplus R_7 \oplus R_7 \oplus \sim A_7 \}$ 


SBC

 $\Phi$ Double


OpBaseA = 0xB2

 $R = \text{Reg}(x) - \text{Mem}(M) - C_{cc}$  $\$CCR = \{ N \mapsto R_7,$  $Z \mapsto \text{zero}(R),$  $V \mapsto x_7 \oplus \sim M_7 \oplus \sim R_7 \oplus \sim x_7 \oplus M_7 \oplus R_7,$  $C \mapsto \sim x_7 \oplus M_7 \oplus M_7 \oplus R_7 \oplus R_7 \oplus \sim x_7 \}$

An operand may be negated (2's complemented). The overflow bit in the CCR is set if the result has the top bit set and the rest of the result bits are zero. The carry bit is set to the opposite of the zero bit.



A memory byte or an accumulator may be cleared to all 0's.



Note that there is no equivalent instruction to set a byte to all 1's.

### Shift instructions

Some 6800 instructions shift bytes by one bit position left or right. Note that the overflow bit in the CCR is always set as the XOR of the resulting negative and carry CCR bits for all 6800 shift instructions.

There are shift instructions which rotate a byte left or right by one bit through the carry bit in the CCR:

```
ROL _____  
ϕSingle  
_____  
OpBase = 0x79  
R = Operand << Ccc  
$CCR = { N → R7 },  
          Z → zero(R),  
          V → Ncc' ⊕ Ccc' ,  
          C → Operand(7) }
```

```
ROR _____  
ϕSingle  
_____  
OpBase = 0x76  
R = Ccc >> Operand  
$CCR = { N → R7 },  
          Z → zero(R),  
          V → Ncc' ⊕ Ccc' ,  
          C → Operand(0) }
```

There are arithmetic shift instructions which shift a byte left or right by one bit. These are equivalent to multiplying and dividing a signed byte value by 2.

ASL
$\Phi$ Single
OpBase = 0x78
$R = \text{Operand} \ll 0$
$\text{SCCR} = \{ N \mapsto R_7,$
$Z \mapsto \text{zero}(R),$
$V \mapsto N_{cc}' \oplus C_{cc}',$
$C \mapsto \text{Operand}(7) \}$

ASR
$\Phi$ Single
OpBase = 0x77
$R = \text{Operand}(7) \gg \text{Operand}$
$\text{SCCR} = \{ N \mapsto R_7,$
$Z \mapsto \text{zero}(R),$
$V \mapsto N_{cc}' \oplus C_{cc}',$
$C \mapsto \text{Operand}(0) \}$

There is a logical shift right instruction, filling the result with a zero in its top bit:

LSR
$\Phi$ Single
OpBase = 0x74
$R = 0 \gg \text{Operand}$
$\text{SCCR} = \{ N \mapsto 0,$
$Z \mapsto \text{zero}(R),$
$V \mapsto N_{cc}' \oplus C_{cc}',$
$C \mapsto \text{Operand}(0) \}$

Note that there is no matching LSL (logical shift left) instruction since this is equivalent to an ASL instruction (see above).

## Test instructions

Some instructions only affect the condition codes by performing tests on byte values.

There is a bitwise logical AND test instruction which simply sets the condition code bits as if an AND instruction had been performed, but does not update the result:

```
BIT
-----
ΦDouble
ΦTest
-----
OpBaseA = 0xB5
T = Reg(x) • Mem(M)
SCCR = { N ↦ T7,
         Z ↦ zero(T),
         V ↦ 0 }
```

A byte operand may be tested. The condition codes are set as if zero had been subtracted from the operand.

```
TST
-----
ΦSingle
ΦTest
-----
OpBase = 0x7D
T = Operand - 0
SCCR = { N ↦ T7,
         Z ↦ zero(T),
         V ↦ 0,
         C ↦ 0 }
```

There is a "compare" instruction which simply sets the condition code bits as if a SUB instruction had been performed, but does not update the result:

CMP
$\Phi$ Double
$\Phi$ Test
OpBaseA = 0xB5
$T = \text{Reg}(x) - \text{Mem}(M)$
$\text{SCCR} = \{ N \mapsto T_7,$ $Z \mapsto \text{zero}(T),$ $V \mapsto x_7 \oplus \sim M_7 \oplus \sim T_7 \oplus \sim x_7 \oplus M_7 \oplus T_7,$ $C \mapsto \sim x_7 \oplus M_7 \oplus M_7 \oplus T_7 \oplus T_7 \oplus \sim x_7 \}$

The two accumulators may be compared in a similar way without changing the contents of either:

CBA
$\Phi$ SingleAcc
$\Phi$ Test
Op = 0x11
$T = \text{Reg}(A) - \text{Reg}(B)$
$\text{SCCR} = \{ N \mapsto T_7,$ $Z \mapsto \text{zero}(T),$ $V \mapsto A_7 \oplus \sim B_7 \oplus \sim T_7 \oplus \sim A_7 \oplus B_7 \oplus T_7,$ $C \mapsto \sim A_7 \oplus B_7 \oplus B_7 \oplus T_7 \oplus T_7 \oplus \sim A_7 \}$

Instruction types

The 6800 includes the following transfer/logical/arithmetic/shift/test type accumulator and memory instructions:

```

DoubleOp  ≐ LDA V STA V
           AND V ORA V EOR V
           ADD V ADC V SUB V SBC V
           BIT V CMP

SingleOp  ≐ COM V
           DEC V INC V NEG V CLR V
           ROL V ROR V ASL V ASR V LSR V
           TST

InherentOp ≐ TAB V TBA V
           ABA V DAA V SBA V
           CBA

StackOp   ≐ PSH V PUL

```

We can combine all these sub-types of instruction together:


```

AccMemOp ≐ DoubleOp V SingleOp V InherentOp V StackOp


```

### 5.3 Index Register and Stack instructions


These instructions manipulate the 16-bit index register and stack pointer. Some have several addressing modes. These can be further sub-divided into "load" and "store" type operations, each of which produces a 16-bit result, RR. Load operations do not affect memory:



Store operations cannot be used in immediate mode:



Some of the instructions use inherent addressing. None of these affect the memory contents.



This family of instructions can now be defined using the framing schemas above.

The index register and stack pointer can be loaded from memory:

```

LDX
ΦXLoad

OpBase = 0xCE
RR = Reg(X)
SReg = { XH ↦ Mem(M),
         XL ↦ Mem(M+1) }
SCCR = { N ↦ RR15,
         Z ↦ zero(RR),
         V ↦ 0 }

```

```

LDS
ΦXLoad

OpBase = 0x8E
RR = Reg(SP)
SReg = { SPH ↦ Mem(M),
         SPL ↦ Mem(M+1) }
SCCR = { N ↦ RR15,
         Z ↦ zero(RR),
         V ↦ 0 }

```

and stored into memory:

```

STX
ΦXStore

OpBase = 0xCF
RR = Reg(X)
SReg = 0
SCCR = { N ↦ RR15,
         Z ↦ zero(RR),
         V ↦ 0 }
SMem = { M ↦ Reg(XH), M+1 ↦ Reg(XL) }

```

STS
$\Phi$ XStore
OpBase = 0x8F
RR = Reg(SP)
$\delta$ Reg = 0
$\delta$ CCR = { N $\mapsto$ RR <sub>15</sub> , Z $\mapsto$ zero(RR), V $\mapsto$ 0 }
$\delta$ Mem = { M $\mapsto$ Reg(SP <sub>H</sub> ), M+1 $\mapsto$ Reg(SP <sub>L</sub> ) }

They can also be transferred back and forth:

TXS
$\Phi$ XInherent
Op = 0x35
$\delta$ Reg = { SP $\mapsto$ Reg(X)-1 }
$\delta$ CCR = 0

TSX
$\Phi$ XInherent
Op = 0x30
$\delta$ Reg = { X $\mapsto$ Reg(SP)+1 }
$\delta$ CCR = 0

Note that the SP is loaded with one less than the contents of the index register and the index register is loaded with one more than the SP in each case. This is for programming convenience so that the index register can be pointed to the first entry on the stack, not the next empty entry.

The index register and stack pointer can both be incremented and decremented. In the case of the index register, the zero flag bit in the CCR is set appropriately. In the case of the stack pointer, the CCR is not affected.


INX
$\Phi$ XInherent
Op = 0x08
$\delta$ Reg = { X $\mapsto$ Reg(X)+1 }
$\delta$ CCR = { Z $\mapsto$ zero(Reg(X)-1) }

INS
$\Phi$ XInherent
Op = 0x31
$\delta$ Reg = { SP $\mapsto$ Reg(SP)+1 }
$\delta$ CCR = $\emptyset$

DEX
$\Phi$ XInherent
Op = 0x09
$\delta$ Reg = { X $\mapsto$ Reg(X)-1 }
$\delta$ CCR = { Z $\mapsto$ zero(Reg(X)-1) }

DES
$\Phi$ XInherent
Op = 0x34
$\delta$ Reg = { SP $\mapsto$ Reg(SP)-1 }
$\delta$ CCR = $\emptyset$

The index register can be compared with memory:



The 6800 includes the following instructions involving the index register and/or stack pointer:

IndexOp     $\blacktriangle$  LDX    $\nabla$  LDS    $\nabla$  STX    $\nabla$  STS    $\nabla$  TXS    $\nabla$  TSX    $\nabla$   
                   INX    $\nabla$  INS    $\nabla$  DEX    $\nabla$  DES    $\nabla$  CPX

### 5.4 Branch and Jump instructions

All "branch" instructions use the relative addressing mode. They leave the memory unchanged and take four cycles to execute. The CCR is not affected. If a branch condition occurs, then the PC is updated with the relative offset. Otherwise the program proceeds to the next instruction as normal.

$\Phi$ Branch $\Phi$ Relative $\Xi$ Memory Cond : Bit
Cycles = CyclesBase $\delta$ CCR = $\emptyset$ Cond = 1 $\Rightarrow$ $\delta$ Reg = { PC $\mapsto$ M } Cond = 0 $\Rightarrow$ $\delta$ Reg = $\emptyset$

The 6800 has the following branch instructions:

BRA	$\hat{=}$	$\Phi$ Branch		Op = 0x20	$\wedge$	Cond = 1
BCC	$\hat{=}$	$\Phi$ Branch		Op = 0x24	$\wedge$	Cond = $\sim C_{cc}$
BCS	$\hat{=}$	$\Phi$ Branch		Op = 0x25	$\wedge$	Cond = $C_{cc}$
BEQ	$\hat{=}$	$\Phi$ Branch		Op = 0x27	$\wedge$	Cond = $Z_{cc}$
BGE	$\hat{=}$	$\Phi$ Branch		Op = 0x2C	$\wedge$	Cond = $\sim(N_{cc} \oplus V_{cc})$
BGT	$\hat{=}$	$\Phi$ Branch		Op = 0x2E	$\wedge$	Cond = $\sim(Z_{cc} + (N_{cc} \oplus V_{cc}))$
BHI	$\hat{=}$	$\Phi$ Branch		Op = 0x22	$\wedge$	Cond = $\sim(C_{cc} + Z_{cc})$
BLE	$\hat{=}$	$\Phi$ Branch		Op = 0x2F	$\wedge$	Cond = $Z_{cc} + (N_{cc} \oplus V_{cc})$
BLS	$\hat{=}$	$\Phi$ Branch		Op = 0x23	$\wedge$	Cond = $C_{cc} + Z_{cc}$
BLT	$\hat{=}$	$\Phi$ Branch		Op = 0x2D	$\wedge$	Cond = $N_{cc} \oplus V_{cc}$
BMI	$\hat{=}$	$\Phi$ Branch		Op = 0x2B	$\wedge$	Cond = $N_{cc}$
BNE	$\hat{=}$	$\Phi$ Branch		Op = 0x26	$\wedge$	Cond = $\sim Z_{cc}$
BVC	$\hat{=}$	$\Phi$ Branch		Op = 0x28	$\wedge$	Cond = $\sim V_{cc}$
BVS	$\hat{=}$	$\Phi$ Branch		Op = 0x29	$\wedge$	Cond = $V_{cc}$
BPL	$\hat{=}$	$\Phi$ Branch		Op = 0x2A	$\wedge$	Cond = $\sim N_{cc}$

There is also a "Branch to Subroutine" instruction, which saves the return address on the stack and calculates a new value for the PC:

BSR
$\Phi$ Relative
Op = 0x8D
Cycles = 8
Mem = { Mem(Reg(SP)-1) $\mapsto$ hi(Next), Mem(Reg(SP)) $\mapsto$ lo(Next) }
Reg = { PC $\mapsto$ M, SP $\mapsto$ Reg(SP) - 2 }
CCR = 0

There is a "Jump" instruction. Indexed and extended addressing modes may be used. The memory and CCR contents are unaffected.

JMP
$\Phi$ Modes
$\Xi$ Memory
Mode $\in$ { Indexed, Extended }
OpBase = 0x7E
Cycles = CyclesBase-1
Reg = { PC $\mapsto$ M }
CCR = 0

There is a "Jump to Subroutine" instruction, similar to the JMP instruction, which saves the return address on the stack. The number of cycles taken to execute this instruction does not obey the normal rules which apply to all other instructions with multiple addressing modes.


JSR
$\Phi$ Modes
Mode $\in$ { Indexed, Extended }
OpBase = 0xBD
Mode = Indexed $\Rightarrow$ Cycles = 8
Mode = Extended $\Rightarrow$ Cycles = 9
$\delta$ Mem = { Mem(Reg(SP)-1) $\mapsto$ hi(Next), Mem(Reg(SP)) $\mapsto$ lo(Next) }
$\delta$ Reg = { PC $\mapsto$ H } SP $\mapsto$ Reg(SP)-2 }
$\delta$ CCR = 0

The 6800 includes the following branch and jump instructions:

BranchOp  $\hat{=}$  BRA V BCC V BCS V BEQ V BGE V  
 BGT V BHI V BLE V BLS V BLT V  
 BMI V BNE V BVC V BVS V BPL V  
 JMP V JSR

### 5.5 Condition Code Register instructions

This set of instructions use inherent addressing and do not affect the memory contents. Most of the instructions update CCR flag bits, but not the rest of the registers.




The following instructions may be performed to clear and set individual Condition Code Register bits:

$CLC \hat{=} \Phi CCR \mid Op = 0x0C \wedge \delta CCR = \{C \mapsto 0\}$   
 $CLI \hat{=} \Phi CCR \mid Op = 0x0E \wedge \delta CCR = \{I \mapsto 0\}$   
 $CLV \hat{=} \Phi CCR \mid Op = 0x0A \wedge \delta CCR = \{V \mapsto 0\}$   
 $SEC \hat{=} \Phi CCR \mid Op = 0x0D \wedge \delta CCR = \{C \mapsto 1\}$   
 $SEI \hat{=} \Phi CCR \mid Op = 0x0F \wedge \delta CCR = \{I \mapsto 1\}$   
 $SEV \hat{=} \Phi CCR \mid Op = 0x0B \wedge \delta CCR = \{V \mapsto 1\}$

The settable bits of the CCR may be loaded from accumulator A:

$TAP \hat{=} \Phi CCR \mid Op = 0x06 \wedge \delta CCR = Reg(A)$

Conversely, accumulator A may be loaded with the contents of the CCR:



These operations may be collected together as a family of instructions:

$CCROp \hat{=} CLC \vee CLI \vee CLV \vee SEC \vee SEI \vee SEV \vee TAP \vee TPA$

### 5.6 Miscellaneous instructions

There is a "No Operation" instruction which does nothing but pass program control to the next instruction:

NOP
$\Phi$ Inherent $\Xi$ M6800
Op = 0x01 Cycles = CyclesBase

There is a "Return from Subroutine" instruction. The PC is restored from the stack. The memory contents and the CCR are left unaffected.

RTS
$\Phi$ Inherent $\Xi$ Memory
Op = 0x39 Cycles = 5 $\delta$ Reg = { PC <sub>H</sub> $\mapsto$ Mem(Reg(SP)+1), PC <sub>L</sub> $\mapsto$ Mem(Reg(SP)+2), SP $\mapsto$ Reg(SP)+2 } $\delta$ CCR = 0

There is a "Software Interrupt" instruction. This simulates an interrupt using its own vector.

SWI
$\Phi$ Inherent $\Phi$ Interrupt
Op = 0x3F Cycles = 12 Vector = 0xFFFA

There is a "Wait for Interrupt" instruction. This stacks the registers and then waits for an IRQ (if the interrupt mask bit in the CCR is not set) or an NMI interrupt to occur, or for the system to be reset. Unless an external interrupt is received, the program will be suspended forever.

WAI
$\Phi$ Inherent
$\Phi$ Interrupt
<hr/>
Op = 0x3E
Cycles $\geq$ 9
Vector $\in$ {0xFFF8, 0xFFFC, 0xFFFE}
$I_{CC} = 0 \Rightarrow$ Vector $\neq$ 0xFFF8

There is a "Return from Interrupt" instruction. The registers are all restored from the stack. The memory contents are left unaffected. The CCR is loaded from a memory byte on the stack but the individual bits are not subsequently affected by the instruction.

RTI
$\Phi$ Inherent
$\Xi$ Memory
<hr/>
Op = 0x3B
Cycles = 10
$\delta$ Reg = { CCR $\mapsto$ Mem(Reg(SP)+1),
B $\mapsto$ Mem(Reg(SP)+2),
A $\mapsto$ Mem(Reg(SP)+3),
X <sub>H</sub> $\mapsto$ Mem(Reg(SP)+4),
X <sub>L</sub> $\mapsto$ Mem(Reg(SP)+5),
PC <sub>H</sub> $\mapsto$ Mem(Reg(SP)+6),
PC <sub>L</sub> $\mapsto$ Mem(Reg(SP)+7),
SP $\mapsto$ Reg(SP)+7 }
$\delta$ CCR = 0

The 6800 includes the following miscellaneous instructions:

MiscOp  $\hat{=}$  NOP V RTS V SWI V WAI V RTI

## 6. Overall operation

Op-codes which have not so far been specified are considered illegal. The state of the system after the execution of such an op-code is undefined.

$$\text{IllegalOp} \hat{=} \Delta M6800 \mid \text{Mode} = \text{Illegal}$$

This specification could be tightened if more were known about an illegal instruction. For example, at present this specification allows the contents of the registers and RAM to be entirely changed after an illegal instruction. If more information were available, predicates could be added to this schema.

The following groups of legal instructions discussed in previous sections may be executed by the 6800. We project the (change of) state of the 6800 since we are not interested in any of the temporary components defined in each of the individual instruction schemas for the convenience of the specification.

$$\begin{aligned} \text{LegalOp} \hat{=} \\ (\text{AccMemOp} \vee \text{IndexOp} \vee \text{BranchOp} \vee \text{CCR0p} \vee \text{MiscOp}) \uparrow \Delta M6800 \end{aligned}$$

The system has three possible sources of external interrupt:

$$\text{ExtInterrupt} \hat{=} (\text{IRQ} \vee \text{NMI} \vee \text{Reset}) \mid \text{Mode} = \text{Interrupt}$$

The priority of external interrupts has not been defined above (i.e. if two interrupts occur simultaneously either could be serviced first) since the documentation used [8,9] did not make any ordering clear. Such details could easily be included in the formal definition of the 6800 by including the status of the external interrupts as part of the state.

Each operation execution of the 6800 consists of the execution of an instruction (legal or otherwise) or an external interrupt:

$$\text{Instruction} \hat{=} \text{IllegalOp} \oplus \text{LegalOp}$$

$$\text{Exec} \hat{=} \text{Instruction} \vee \text{ExtInterrupt}$$

When the 6800 is started, a sequence of such operations is executed depending on the contents of memory and (non-deterministically in this specification) on the occurrence of external interrupts.

Given the specification of each of the instructions, it is possible to consider sequences of instructions and prove (in the absence of any external interrupts) properties of such sequences. For example, often a decrement instruction is followed by a conditional branch instruction at the end of a loop. We could prove the following properties of such a construct:

$$\text{DEXBNE} \triangleq \text{DEX} \uparrow \Delta M6800 \ ; \ \text{BNE} \uparrow \Delta M6800$$

$$\text{DEXBNE} \vdash \text{Reg}(X) \neq 1 \Rightarrow \text{Reg}'(\text{PC}) = (\text{Reg}(\text{PC}) + 3) \pm \text{Mem}(\text{Reg}(\text{PC}) + 2)$$

$$\text{DEXBNE} \vdash \text{Reg}(X) = 1 \Rightarrow \text{Reg}'(\text{PC}) = \text{Reg}(\text{PC}) + 3$$

## 7. Conclusion

The instruction set of the Motorola 6800 microprocessor has been formally specified. Enough experience has been gained so that more complicated and modern microprocessors such as the 68000 family could be specified in a similar manner. However such processors would require a larger document and more work in order to cover them fully.

The specification of the instructions have been factored out using framing schemas to reduce the overall length of the specification given here. If Z were to be used to present an instruction set in the form of a manual, then it is anticipated that each instruction would be allocated at least a page with an expanded schema allowing easy reference for the instruction on that page alone. A possible example layout is shown in Appendix A.

Z has proved an excellent tool for specifying a microprocessor instruction set. The length of the specification is very favourable with the more informal methods currently used for instruction set documentation in industry and elsewhere. Not only that, but we also gain a means of formally reasoning about the properties of the instruction set. This could prove to be invaluable, especially at the design stage. In the future, computer-based tools should be available to check consistency and give assistance with proofs. It is to be hoped that manufacturers will adopt such methods in due course.

## 8. Acknowledgements

Thank you to the developers of the Z specification language at the PRG and the inventors of the 6800 microprocessor at Motorola. Carroll Morgan, Tim Gleeson and Brian Monahan at the PRG provided helpful comments on early drafts. Ruaridh Macdonald at RSRE, Malvern and Stephen Murrell at the University of Miami also gave some useful suggestions. Steve Heath of Motorola, UK and Rajit Chandra of Intel, California commented on the paper from a manufacturer's point of view. Roger Gimson, Karen Paliwoda, Stig Topp-Jorgensen and Bernard Sufrin at the PRG kindly checked later drafts.

### 9. References

1. Hunt, W. A. "FM8501: A Verified Microprocessor", Technical Report 47. *Institute for Computing Science, The University of Texas at Austin*, (1986).
2. Sufrin, B. A. (Editor) "Z Handbook", Draft 1.1, *Programming Research Group, Oxford University*, (1986).
3. Spivey, J. M. "Understanding Z: A Specification Language and its Formal Semantics", DPhil Thesis, *Programming Research Group, Oxford University*, (1986).
4. Spivey, J. M. "The Z Library - A Reference Manual", *Programming Research Group, Oxford University*, (1986).
5. Woodcock, J. "Structuring Specifications - Notes on the Schema Notation", *Programming Research Group, Oxford University*, (1986).
6. King, S., Sørensen, I., Woodcock, J. "Z: Concrete and Abstract Syntaxes", Version 1.0, *Programming Research Group, Oxford University*, (1987).
7. Hayes, I. J. (Editor) "Specification Case Studies", *Prentice-Hall International Series in Computer Science*, (1987).
8. "M6800 Microprocessor Programming Manual", *Motorola Semiconductor Products Inc.*, (1975).
9. "M6800 Microprocessor Instruction Set Summary", *Motorola Microcomputer Applications Engineering*.

## **Appendix A**

### **Example manual pages**

An example layout for two instructions in a 6800 microprocessor instruction set manual are given overleaf. It is suggested that each instruction should be given a page like this in such a manual to allow quick reference for a particular instruction without the necessity for cross reference, once the framework of the specification has been assimilated by the reader.

**Branch if Greater Than zero****BGT****Operation**

BGT	
ΔM6800	
Cond : Bit	
Op	= 0x2E
Mode	= Relative
NBytes	= 2
Cycles	= 4
Cond	= $Z_{cc} + (N_{cc} \oplus V_{cc})$
Cond = 0	$\Rightarrow$ $\$Reg = \emptyset$
Cond = 1	$\Rightarrow$ $\$Reg = \{PC \mapsto Next \pm Mem(Reg(PC)+1)\}$
SCCR	= $\emptyset$
\$Mem	= $\emptyset$

**Description**

Causes a branch if Z is set or one of N and V (but not both) is set.

If the BGT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. accumulator A or B contents) was greater than the two's complement number represented by the subtrahend (i.e. memory contents).

Only the PC is affected. If a branch occurs, then the PC is updated with the relative offset, otherwise the program proceeds to the next instruction as normal.

**Jump to Subroutine****JSR****Operation**

JSR	
ΔM6800	
(Op	= 0xAD
Mode	= Indexed
NBytes	= 2
Cycles	= 8
δReg	= { PC → Reg(X)+Mem(Reg(PC)+1), SP → Reg(SP)-2 }
v	
(Op	= 0xBD
Mode	= Extended
NBytes	= 3
Cycles	= 9
δReg	= { PC <sub>H</sub> → Mem(Reg(PC)+1), PC <sub>L</sub> → Mem(Reg(PC)+2), SP → Reg(SP)-2 }
δCCR	= 0
δMem	= { Mem(Reg(SP)-1) → hi(Next), Mem(Reg(SP)) → lo(Next) }

**Description**

The program counter is incremented by 2 or by 3, depending on the addressing mode, and is then pushed onto the stack, eight bits at a time. The stack pointer points to the next empty location on the stack. A jump occurs to the instruction stored at the numerical address, obtained according to the addressing mode.

## Appendix B

### Mathematical and Schema notation

A glossary of the  $Z$  mathematical and schema notation used in this monograph is included here for easy reference. Readers should note that the definitive concrete and abstract syntax for  $Z$  is available elsewhere [5].

## Z Reference Glossary

## Mathematical Notation

## 1. Definitions and declarations.

Let  $x, x_i$  be identifiers and let  $T, T_i$  sets.

$\{T_1, T_2\}$  Introduction of generic sets.

LHS  $\hat{=}$  RHS Definition of LHS as syntactically equivalent to RHS.

$T ::= x_1 \mid x_2 \mid \dots \mid x_n$

Data type definition.

$x : T$  Declaration of  $x$  as type  $T$ .

$x_1 : T_1; x_2 : T_2; \dots; x_n : T_n$

List of declarations.

$x_1, x_2, \dots, x_n : T$

$\hat{=} x_1 : T; x_2 : T; \dots; x_n : T.$

## 2. Logic.

Let  $P, Q$  be predicates and  $D$  declarations.

$\neg P$  Negation: "not  $P$ ".

$P \wedge Q$  Conjunction: " $P$  and  $Q$ ".

$P \vee Q$  Disjunction: " $P$  or  $Q$ ":  
 $\hat{=} \neg(\neg P \wedge \neg Q).$

$P \Rightarrow Q$  Implication: " $P$  implies  $Q$ " or  
"if  $P$  then  $Q$ ":  $\hat{=} \neg P \vee Q.$

$P \Leftrightarrow Q$  Equivalence: " $P$  is logically  
equivalent to  $Q$ ":  
 $\hat{=} (P \Rightarrow Q) \wedge (Q \Rightarrow P).$

true Logical constant.

false  $\hat{=} \neg \text{true}$

$\forall x : T \cdot P$  Universal quantification:  
"for all  $x$  of type  $T$ ,  $P$  holds".

$\exists x : T \cdot P$  Existential quantification:  
"there exists an  $x$  of type  $T$  such  
that  $P$ ".

$\exists_1 x : T \cdot P_x$  Unique existence:  
"there exists a unique  $x$  of type  
 $T$  such that  $P$ ".  
 $\hat{=} (\exists x : T \cdot P_x \wedge$

$\neg(\exists y : T \mid y \neq x \cdot P_y)).$

$\forall x_1 : T_1; x_2 : T_2; \dots; x_n : T_n \cdot P$

"For all  $x_1$  of type  $T_1$ ,  
 $x_2$  of type  $T_2, \dots$ , and  
 $x_n$  of type  $T_n$ ,  $P$  holds."

$\exists x_1 : T_1; x_2 : T_2; \dots; x_n : T_n \cdot P$

Similar to  $\forall$ .

$\exists_1 x_1 : T_1; x_2 : T_2; \dots; x_n : T_n \cdot P$

Similar to  $\exists$ .

$\forall D \mid P \cdot Q \hat{=} (\forall D \cdot P \Rightarrow Q).$

$\exists D \mid P \cdot Q \hat{=} (\exists D \cdot P \wedge Q).$

$D \vdash P$  Theorem:  $\hat{=} \vdash \forall D \cdot P.$

## 3. Sets.

Let  $S, T$  and  $X$  be sets;  $t, t_k$  terms;  $P$  a  
predicate and  $D$  declarations.

$t_1 = t_2$  Equality between terms.

$t_1 \neq t_2$  Inequality:  $\hat{=} \neg(t_1 = t_2).$

$t \in S$  Set membership: " $t$  is an element  
of  $S$ ".

$t \notin S$  Non-membership:  $\hat{=} \neg(t \in S).$

$\emptyset$  Empty set:  $\hat{=} \{x : x \mid \text{false}\}.$

$S \subseteq T$  Set inclusion:  
 $\hat{=} (\forall x : S \cdot x \in T).$

$S \subset T$  Strict set inclusion:  
 $\hat{=} S \subseteq T \wedge S \neq T.$

$\{t_1, t_2, \dots, t_n\}$  The set  
containing  $t_1, t_2, \dots$  and  $t_n$ .

$\{x : T \mid P\}$   
The set containing exactly those  
 $x$  of type  $T$  for which  $P$  holds.

$(t_1, t_2, \dots, t_n)$  Ordered  $n$ -tuple  
of  $t_1, t_2, \dots$  and  $t_n$ .

$T_1 \times T_2 \times \dots \times T_n$  Cartesian product:  
the set of all  $n$ -tuples such that  
the  $k$ th component is of type  $T_k$ .

$\{x_1 : T_1; x_2 : T_2; \dots; x_n : T_n \mid P\}$   
The set of  $n$ -tuples  
 $(x_1, x_2, \dots, x_n)$  with each  
 $x_k$  of type  $T_k$  such that  $P$  holds.

$\{D \mid P \cdot t\}$	The set of $t$ 's such that given the declarations $D$ , $P$ holds.	$x \mapsto y \triangleq (x, y)$ .
$\{D \cdot t\} \triangleq \{D \mid \text{true} \cdot t\}$ .		$\{x_1 \mapsto y_1, x_2 \mapsto y_2, \dots, x_n \mapsto y_n\}$
$\mathcal{P}S$	Powerset: the set of all subsets of $S$ .	The relation $\{(x_1, y_1), \dots, (x_n, y_n)\}$ relating $x_1$ to $y_1, \dots$ , and $x_n$ to $y_n$ .
$\mathcal{P}_1 S$	Non-empty powerset: $\mathcal{P}_1 S \triangleq \mathcal{P}S \setminus \{\emptyset\}$ .	$\text{dom } R$ The domain of a relation: $\triangleq \{x: X \mid \exists y: Y \cdot x R y\}$ .
$FS$	Set of finite subsets of $S$ : $\triangleq \{T: \mathcal{P}S \mid T \text{ is finite}\}$ .	$\text{ran } R$ The range of a relation: $\triangleq \{y: Y \mid \exists x: X \cdot x R y\}$ .
$F_1 S$	Non-empty finite set: $F_1 S \triangleq FS \setminus \{\emptyset\}$ .	$R_1 \circ R_2$ Forward relational composition: given $R_1: X \leftrightarrow Y$ ; $R_2: Y \leftrightarrow Z$ , $\triangleq \{x: X; z: Z \mid \exists y: Y \cdot$ $x R_1 y \wedge y R_2 z\}$ .
$S \cap T$	Set intersection: given $S, T: \mathcal{P}X$ , $\triangleq \{x: X \mid x \in S \wedge x \in T\}$ .	$R_1 \circ R_2$ Relational composition: $\triangleq R_2 \circ R_1$ .
$S \cup T$	Set union: given $S, T: \mathcal{P}X$ , $\triangleq \{x: X \mid x \in S \vee x \in T\}$ .	$R^{-1}$ Inverse of relation $R$ : $\triangleq \{y: Y; x: X \mid x R y\}$ .
$S \setminus T$	Set difference: given $S, T: \mathcal{P}X$ , $\triangleq \{x: X \mid x \in S \wedge x \notin T\}$ .	$\text{id } X$ Identity function on the set $X$ : $\triangleq \{x: X \cdot x \mapsto x\}$ .
$\cap SS$	Distributed set intersection: given $SS: \mathcal{P}(\mathcal{P}X)$ , $\triangleq \{x: X \mid (\forall S: SS \cdot x \in S)\}$ .	$R^k$ The relation $R$ composed with itself $k$ times: given $R: X \leftrightarrow X$ , $R^0 \triangleq \text{id } X$ , $R^{k+1} \triangleq R^k \circ R$ .
$\cup SS$	Distributed set union: given $SS: \mathcal{P}(\mathcal{P}X)$ , $\triangleq \{x: X \mid (\exists S: SS \cdot x \in S)\}$ .	$R^*$ Reflexive transitive closure: $\triangleq \cup \{n: \mathbf{N} \cdot R^n\}$ .
$\#S$	Size (number of distinct elements) of a finite set.	$R^+$ Non-reflexive transitive closure: $\triangleq \cup \{n: \mathbf{N}_1 \cdot R^n\}$ .
$\mu S$	Arbitrary choice from a set.	$R(S)$ Relational image: given $S: \mathcal{P}X$ , $\triangleq \{y: Y \mid \exists x: S \cdot x R y\}$ .
<b>4. Relations.</b>		$S \triangleleft R$ Domain restriction to $S$ : given $S: \mathcal{P}X$ , $\triangleq \{x: X; y: Y \mid x \in S \wedge x R y\}$ .
A relation is modelled by a set of ordered pairs hence operators defined for sets can be used on relations.		$S \triangleleft R$ Domain subtraction: given $S: \mathcal{P}X$ , $\triangleq (X \setminus S) \triangleleft R$ .
Let $X, Y$ , and $Z$ be sets; $x: X$ ; $y: Y$ ; and $R: X \leftrightarrow Y$ .		$R \triangleright T$ Range restriction to $T$ : given $T: \mathcal{P}Y$ , $\triangleq \{x: X; y: Y \mid x R y \wedge y \in T\}$ .
$X \leftrightarrow Y$ The set of relations from $X$ to $Y$ : $\triangleq \mathcal{P}(X \times Y)$ .		$R \triangleright T$ Range subtraction of $T$ : given $T: \mathcal{P}Y$ , $\triangleq R \triangleright (Y \setminus T)$ .
$x R y$ $x$ is related by $R$ to $y$ : $\triangleq (x, y) \in R$ . ( $R$ is often underlined for clarity.)		

## 5. Functions.

A function is a relation with the property that for each element in its domain there is a unique element in its range related to it. As functions are relations all the operators for relations also apply to functions.

- $X \twoheadrightarrow Y$  The set of partial functions from  $X$  to  $Y$ :  
 $\hat{=} \{f : X \twoheadrightarrow Y \mid \forall x : \text{dom } f \cdot (\exists_1 y : Y \cdot x f y)\}$ .
- $X \rightarrow Y$  The set of total functions from  $X$  to  $Y$ :  
 $\hat{=} \{f : X \rightarrow Y \mid \text{dom } f = X\}$ .
- $X \twoheadrightarrow\!\!\!\rightarrow Y$  The set of partial injective (one-to-one) functions from  $X$  to  $Y$ :  
 $\hat{=} \{f : X \twoheadrightarrow\!\!\!\rightarrow Y \mid \forall y : \text{ran } f \cdot (\exists_1 x : X \cdot x f y)\}$ .
- $X \succrightarrow Y$  The set of total injective functions from  $X$  to  $Y$ :  
 $\hat{=} (X \twoheadrightarrow\!\!\!\rightarrow Y) \cap (X \rightarrow Y)$ .
- $X \twoheadrightarrow\!\!\!\rightarrow Y$  The set of partial surjective functions from  $X$  to  $Y$ :  
 $\hat{=} \{f : X \twoheadrightarrow\!\!\!\rightarrow Y \mid \text{ran } f = Y\}$ .
- $X \rightarrow\!\!\!\rightarrow Y$  The set of total surjective functions from  $X$  to  $Y$ :  
 $\hat{=} (X \twoheadrightarrow\!\!\!\rightarrow Y) \cap (X \rightarrow Y)$ .
- $X \succ\rightarrow\!\!\!\rightarrow Y$  The set of total bijective (injective and surjective) functions from  $X$  to  $Y$ :  
 $\hat{=} (X \rightarrow\!\!\!\rightarrow Y) \cap (X \succ\rightarrow\!\!\!\rightarrow Y)$ .
- $X \rightarrow\!\!\!\rightarrow\!\!\!\rightarrow Y$  The set of finite partial functions from  $X$  to  $Y$ :  
 $\hat{=} \{f : X \rightarrow\!\!\!\rightarrow\!\!\!\rightarrow Y \mid f \in \mathbf{F} (X \times Y)\}$ .
- $\twoheadrightarrow\!\!\!\rightarrow\!\!\!\rightarrow\!\!\!\rightarrow$  Partial functions.
- $\rightarrow\!\!\!\rightarrow\!\!\!\rightarrow\!\!\!\rightarrow$  Total functions.
- $\twoheadrightarrow\!\!\!\rightarrow\!\!\!\rightarrow\!\!\!\rightarrow\!\!\!\rightarrow$  Finite functions.
- $f_1 \circ f_2$  Functional overriding: given  $f_1, f_2 : X \rightarrow Y$ ,  
 $\hat{=} (\text{dom } f_2 \triangleleft f_1) \cup f_2$ .

- $f \_$  Prefix function (default).
- $\_ f \_$  Infix function (often underlined for clarity).
- $\_ f$  Postfix function.
- $f t$  The function  $f$  applied to  $t$ .
- $f(t)$   $\hat{=} f t$ .
- $(\lambda x : X \mid P \cdot t)$  Lambda-abstraction: the function that, given an argument  $x$  of type  $X$  such that  $P$  holds, the result is  $t$ .  
 $\hat{=} \{x : X \mid P \cdot x \mapsto t\}$ .
- $(\lambda x_1 : T_1 ; \dots ; x_n : T_n \mid P \cdot t)$   
 $\hat{=} \{x_1 : T_1 ; \dots ; x_n : T_n \mid P \cdot (x_1, \dots, x_n) \mapsto t\}$ .

## 6. Numbers.

Let  $m, n$  be natural numbers.

- $\mathbf{N}$  The set of natural numbers (non-negative integers).
- $\mathbf{N}_1$  The set of strictly positive natural numbers:  $\hat{=} \mathbf{N} \setminus \{0\}$ .
- $\mathbf{Z}$  The set of integers (positive, zero and negative).
- $\text{succ } n$  Successive ascending natural number.
- $\text{pred } n$  Previous descending natural number:  $\hat{=} \text{succ}^{-1} n$ .
- $m + n$  Addition:  $\hat{=} \text{succ}^n m$ .
- $m - n$  Subtraction:  $\hat{=} \text{pred}^n m$ .
- $m * n$  Multiplication:  $\hat{=} (\_ + m)^n 0$ .
- $m \text{ div } n$  Integer division.
- $m \text{ mod } n$  Modulo arithmetic.
- $m^n$  Exponentiation:  $\hat{=} (\_ * m)^n 1$ .
- $m \leq n$  Less than or equal, Ordering:  $\_ \leq \_ \hat{=} \text{succ}^*$ .
- $m < n$  Less than, Strict ordering:  $\hat{=} m \leq n \wedge m \neq n$ .
- $m \geq n$  Greater than or equal:  $\hat{=} n \leq m$ .
- $m > n$  Greater than:  $\hat{=} n < m$ .
- $m..n$  Range:  $\hat{=} \{k : \mathbf{N} \mid m \leq k \wedge k \leq n\}$ .

- min S** Minimum of a finite set;  
for  $S : F_1 N$ ,  
 $\min S \in S \wedge$   
 $(\forall x: S \cdot x \geq \min S)$ .
- max S** Maximum of a finite set;  
for  $S : F_1 N$ ,  
 $\max S \in S \wedge$   
 $(\forall x: S \cdot x \leq \max S)$ .

## 7. Sequences.

Let  $a, b$  be elements of sequences,  $A, B$  be sequences and  $m, n$  be natural numbers.

- seq X** The set of sequences whose elements are drawn from  $X$ :  
 $\hat{=} \{ A : N \rightarrow X \mid$   
 $\text{dom } A = 1..nA \}$ .
- $\langle \rangle$  The empty sequence  $\emptyset$ .
- seq<sub>1</sub> X** The set of non-empty sequences:  
 $\hat{=} \text{seq } X \setminus \{ \langle \rangle \}$
- $\langle a_1, \dots, a_n \rangle$   
 $\hat{=} \{ 1 \mapsto a_1, \dots, n \mapsto a_n \}$ .
- $\langle e_1, \dots, e_n \rangle \hat{\wedge} \langle b_1, \dots, b_m \rangle$   
Concatenation:  
 $\hat{=} \langle a_1, \dots, a_n, b_1, \dots, b_m \rangle$ ,  
 $\langle \rangle \hat{\wedge} A = A \hat{\wedge} \langle \rangle = A$ .
- head A** The first element of a non-empty sequence:  
 $A \neq \langle \rangle \Rightarrow \text{head } A = A(1)$ .
- last A** The final element of a non-empty sequence:  
 $A \neq \langle \rangle \Rightarrow \text{last } A = A(\#A)$ .
- tail A** All but the head of a sequence:  
 $\text{tail}(\langle x \rangle \hat{\wedge} A) = A$ .
- front A** All but the last of a sequence:  
 $\text{front}(A \hat{\wedge} \langle x \rangle) = A$ .
- rev**  $\langle a_1, a_2, \dots, a_n \rangle$  Reverse:  
 $\hat{=} \langle a_n, \dots, a_2, a_1 \rangle$ ,  
 $\text{rev } \langle \rangle = \langle \rangle$ .
- $\hat{\wedge} / AA$  Distributed concatenation:  
given  $AA : \text{seq}(\text{seq}(X))$ ,  
 $\hat{=} AA(1) \hat{\wedge} \dots \hat{\wedge} AA(\#AA)$ ,  
 $\hat{\wedge} / \langle \rangle = \langle \rangle$ .
- $\ddagger / AR$  Distributed relational composition:  
given  $AR : \text{seq}(X \leftrightarrow X)$ ,  
 $\hat{=} AR(1) \ddagger \dots \ddagger AR(\#AR)$ ,  
 $\ddagger / \langle \rangle = \text{id } X$ .
- $\odot / AR$  Distributed overriding:  
given  $A : \text{seq}(X \rightarrow Y)$ ,  
 $\hat{=} AR(1) \odot \dots \odot AR(\#AR)$ ,  
 $\odot / \langle \rangle = \emptyset$ .
- squash f** Convert a finite function,  $f : N \rightarrow X$ , into a sequence by squashing its domain. That is,  $\text{squash } \emptyset = \langle \rangle$ , and if  $f \neq \emptyset$  then  $\text{squash } f = \langle f(i) \rangle \hat{\wedge} \text{squash}(\{i\} \triangleleft f)$  where  $i = \min(\text{dom } f)$ .
- S  $\upharpoonright$  A** Index restriction:  
 $\hat{=} \text{squash}(S \triangleleft A)$ .
- A  $\upharpoonright$  T** Sequence restriction:  
 $\hat{=} \text{squash}(A \triangleright T)$ .
- disjoint AS** Pairwise disjoint:  
given  $AS : \text{seq}(P X)$ ,  
 $\hat{=} (\forall i, j : \text{dom } AS \cdot i \neq j$   
 $\Rightarrow AS(i) \cap AS(j) = \emptyset)$ .
- AS partitions S**  
 $\hat{=} \text{disjoint } AS \wedge$   
 $U \text{ ran } AS = S$ .
- A in B** Contiguous subsequence:  
 $\hat{=} (\exists C, D : \text{seq } X \cdot$   
 $C \hat{\wedge} A \hat{\wedge} D = B)$ .

## Schema Notation

**Axiomatic definition:** introduces global declarations which satisfy one or more predicates for use in the entire document.

declaration(s)
predicate(s)

**Schema definition:** a schema groups together some declarations of variables and a predicate relating these variables. There are two ways of writing schemas: vertically, for example

S
$x : \mathbb{N}$
$y : \text{seq } \mathbb{N}$
$x \leq \#y$

or horizontally, for the same example

$$S \hat{=} [ x : \mathbb{N}; y : \text{seq } \mathbb{N} \mid x \leq \#y ] .$$

Use in signatures after  $\forall, \lambda, \{ \dots \}$ , etc.:

$$(\forall S \cdot y \neq \langle \rangle) \hat{=} (\forall x : \mathbb{N}; y : \text{seq } \mathbb{N} \mid x \leq \#y \cdot y \neq \langle \rangle) .$$

**Schemas as types:** when a schema name  $S$  is used as a type it stands for the set of all objects described by the schema,  $\{S\}$ . For example,  $\mu : S$  declares a variable  $\mu$  with components  $x$  (a natural number) and  $y$  (a sequence of natural numbers) such that  $x \leq \#y$ .

**Projection functions:** the component names of a schema may be used as projection (or selector) functions. For example, given  $\mu : S$ ,  $\mu.x$  is  $\mu$ 's  $x$  component and  $\mu.y$  is its  $y$  component; of course, the following

predicate holds:  $\mu.x \leq \#\mu.y$ . Additionally, given  $\mu : X \rightarrow S$ ,  $\mu \# (\lambda S.x)$  is a function  $X \rightarrow \mathbb{N}$ , etc.

$\theta S$  The tuple formed from a schema's variables: for example,  $\theta S$  is  $(x, y)$ . Where there is no risk of ambiguity, the  $\theta$  is sometimes omitted, so that just "S" is written for " $(x, y)$ ".

pred S The predicate part of a schema: e.g. pred S is  $x \leq \#y$ .

**Inclusion** A schema  $S$  may be included within the declarations of a schema  $T$ , in which case the declarations of  $S$  are merged with the other declarations of  $T$  (variables declared in both  $S$  and  $T$  must be of the same type) and the predicates of  $S$  and  $T$  are conjoined. For example,

T
S
$z : \mathbb{N}$
$z < x$

is

$x, z : \mathbb{N}$
$y : \text{seq } \mathbb{N}$
$x \leq \#y \wedge z < x$

$S \mid P$  The schema  $S$  with  $P$  conjoined to its predicate part. E.g.,  $(S \mid x > 0)$  is  $[ x : \mathbb{N}; y : \text{seq } \mathbb{N} \mid x \leq \#y \wedge x > 0 ]$ .

**S ; D** The schema *S* with the declarations *D* merged with the declarations of *S*. For example, (*S ; z : N*) is

[ *x, z : N ; y : seq N | x ≤ #y* ].

**S[new/old]** Renaming of components: the schema *S* in which the component *old* has been renamed to *new* both in the declaration and at its every free occurrence in the predicate. For example, *S*[*z/x*] is

[ *z : N ; y : seq N | z ≤ #y* ]

and *S*[*y/x, x/y*] is

[ *y : N ; x : seq N | y ≤ #x* ].

In the second case above, the renaming is simultaneous.

**Decoration** Decoration with subscript, superscript, prime, etc.; systematic renaming of the variables declared in the schema. For example, *S'* is

[ *x' : N ; y' : seq N | x' ≤ #y'* ].

**¬S** The schema *S* with its predicate part negated. E.g., ¬*S* is

[ *x : N ; y : seq N | ¬(x ≤ #y)* ].

**S A T** The schema formed from schemas *S* and *T* by merging their declarations (see inclusion above) and conjoining (and-ing) their predicates. Given *T* ≙ [ *x : N ; z : P N | x ∈ z* ], *S A T* is

$  \begin{array}{l}  x : N \\  y : \text{seq } N \\  z : P N  \end{array}  $
$x \leq \#y \wedge x \in z$

**S V T** The schema formed from schemas *S* and *T* by merging their declarations and disjoining (or-ing) their predicates. For example, *S V T* is

$  \begin{array}{l}  x : N \\  y : \text{seq } N \\  z : P N  \end{array}  $
$x \leq \#y \vee x \in z$

**S ⇒ T** The schema formed from schemas *S* and *T* by merging their declarations and taking pred *S* ⇒ pred *T* as the predicate. E.g., *S* ⇒ *T* is

$  \begin{array}{l}  x : N \\  y : \text{seq } N \\  z : P N  \end{array}  $
$x \leq \#y \Rightarrow x \in z$

**S ⇔ T** The schema formed from schemas *S* and *T* by merging their declarations and taking pred *S* ⇔ pred *T* as the predicate. E.g., *S* ⇔ *T* is

$  \begin{array}{l}  x : N \\  y : \text{seq } N \\  z : P N  \end{array}  $
$x \leq \#y \Leftrightarrow x \in z$

$S \setminus (v_1, v_2, \dots, v_n)$ 

**Hiding:** the schema  $S$  with the variables  $v_1, v_2, \dots,$  and  $v_n$  hidden: the variables listed are removed from the declarations and are existentially quantified in the predicate. E.g.,  $S \setminus x$  is  $[y: \text{seq } \mathbf{N} \mid (\exists x: \mathbf{N} \cdot x \in \#y)]$ . (We omit the parentheses when only one variable is hidden.) A schema may be specified instead of a list of variables; in this case the variables declared in that schema are hidden. For example,  $(S \wedge T) \setminus S$  is

$z : \mathbf{P} \ \mathbf{N}$
$(\exists x: \mathbf{N}; y: \text{seq } \mathbf{N} \cdot x \in \#y \wedge x \in z)$

 $S \uparrow (v_1, v_2, \dots, v_n)$ 

**Projection:** The schema  $S$  with any variables that do not occur in the list  $v_1, v_2, \dots, v_n$  hidden: the variables removed from the declarations are existentially quantified in the predicate.

E.g.,  $(S \wedge T) \uparrow (x, y)$  is

$x : \mathbf{N}$ $y : \text{seq } \mathbf{N}$
$(\exists z : \mathbf{P} \ \mathbf{N} \cdot x \in \#y \wedge x \in z)$

As for hiding above, we may project a single variable with no parentheses or the variables in a schema.

The following conventions are used for variable names in those schemas which represent operations - that is, which are written as descriptions of operations on some state:

undashed	state before,
dashed (" ")	state after,
ending in "?"	inputs to (arguments for),
ending in "!"	outputs from (results of) the operation.

The following schema operations only apply to schemas following the above conventions.

**pre S** Precondition: all the state after components (dashed) and the outputs (ending in "!") are hidden. E.g. given

$S$
$x?, s, s', y! : \mathbf{N}$
$s' = s - x? \wedge y! = s$

**pre S** is

$x?, s : \mathbf{N}$
$(\exists s', y! : \mathbf{N} \cdot s' = s - x? \wedge y! = s)$

**post S** Postcondition: this is similar to precondition except all the state before components (undashed) and inputs (ending in "?") are hidden. (Note that this definition differs from some others, in which the "postcondition" is the predicate relating all of initial state, inputs, outputs, and final state.)

S \* T

Overriding:

$$\hat{a} (S \wedge \neg \text{pre } T) \vee T.$$

For example, given S above and

$x?, s, s' : N$
$s < x? \wedge s' = s$

S \* T is

$x?, s, s', y! : N$
$(s' = s - x? \wedge y! = s \wedge$ $\neg (\exists s' : N \cdot$ $s < x? \wedge s' = s))$ $\vee (s < x? \wedge s' = s)$

Because (given the declaration

s: N above):

$$(\exists s' : N \cdot s' = s \wedge s < x?) \Leftrightarrow$$

$$(s \in N \wedge s < x?) \Leftrightarrow$$

$$s < x?,$$

the predicate can be simplified:

$x?, s, s', y! : N$
$(s' = s - x? \wedge y! = s$ $\wedge s \geq x?)$ $\vee$ $(s < x? \wedge s' = s)$

S † T

Schema composition: if we consider an intermediate state that is both the final state of the operation S and the initial state of the operation T then the composition of S and T is the operation which relates the initial state of S to the final state of T through the intermediate state. To form the composition of S and T we take

the state-after components of S and the state-before components of T that have a basename<sup>\*</sup> in common, rename both to new variables, take the schema which is the "and" ( $\wedge$ ) of the resulting schemas, and hide the new variables. E.g., S † T is

$x?, s, s', y! : N$
$(\exists s_0 : N .$ $s_0 = s - x \wedge y! = s \wedge$ $s_0 < x? \wedge s' = s_0)$

\* basename is the name with any decoration ("!", "?", etc.) removed.

S &gt;&gt; T

Piping: this schema operation is similar to schema composition; the difference is that, rather than identifying the state after components of S with the state before components of T, the output components of S (ending in "!") are identified with the input components of T (ending in "?") that have the same basename.

The following conventions are used for prefixing of schema names:

- $\Delta S$  change of before and after state,
- $\equiv S$  no change of state,
- $\emptyset S$  framing schema for definition of further operations.

For example

$$\Delta S \hat{a} S \wedge S'$$

$$\equiv S \hat{a} \Delta S \mid \emptyset S = \emptyset S'$$

$$\emptyset S \hat{a} \Delta S \mid y = y'$$

$$S_{\text{pp}} \hat{a} \emptyset S \mid x' = 0$$