

Generating hardware from game semantics

Dan R. Ghica

Generating hardware from game semantics


Dan R. Ghica



```
if(sock < 0) {
    fprintf(stderr, "amphibian_spp: unable to create unix domain socket: %s",
            strerror(errno));
    return -1;
}

memset(&saun, 0, sizeof(struct sockaddr_un));
saun.sun_family = AF_UNIX;
saun.sun_path[0]='\0';
if((address = getenv("AMPHIBIAN")) != NULL) {
    sprintf(saun.sun_path+1, "fish-%s-%s", getenv("USER"), address);
    if( connect(sock, (const struct sockaddr *)&saun, sizeof(struct sockaddr_un)) < 0)
        fprintf(stderr, "amphibian: unable to connect fishsocket: %s\n", strerror(errno));
    fprintf(stderr, "amphibian: is your solution running with address %s?\n", address);
    close(sock);
    return -1;
}
else {
    int i;
    int zok = -1;
    for(i=1; i<=100 && zok == -1; i++) {
        sprintf(saun.sun_path+1, "fish-%s-%d", getenv("USER"), i);
        zok = connect(sock, (const struct sockaddr *)&saun, sizeof(struct sockaddr_un));
    }
    if(zok == -1) {
        fprintf(stderr, "amphibian_spp: unable to find a working fishsocket: %s\n", strerror(errno));
    }
}
return sock;
} else {
    return socket(domain, type, protocol);
}
}

/* returns 0 on success, -1 on failure */
int fishsockets_connect(int sockfd, const struct sockaddr *serv_addr, socklen_t addrlen) {
    if(serv_addr != NULL && addrlen != 0) {
        if( ((const struct sockaddr_fish *)serv_addr)->sfish_family == AF_PISH ) {
            struct connection_request req;
            char status buf[20];
            int readbytes;
```



from (programming) languages to circuits

basic syntactic control of interference

$$\frac{}{x : \theta \vdash x : \theta} \text{ Identity} \qquad \frac{\Gamma \vdash M : \theta}{\Gamma, x : \theta' \vdash M : \theta} \text{ Weakening}$$

$$\frac{\Gamma, x : \theta' \vdash M : \theta}{\Gamma \vdash \lambda x.M : \theta' \rightarrow \theta} \rightarrow \text{ Introduction}$$

$$\frac{\Gamma \vdash F : \theta' \rightarrow \theta \quad \Delta \vdash M : \theta'}{\Gamma, \Delta \vdash FM : \theta} \rightarrow \text{ Elimination}$$

$$\frac{\Gamma \vdash M : \theta' \quad \Gamma \vdash N : \theta}{\Gamma \vdash \langle M, N \rangle : \theta' \times \theta} \times \text{ Introduction}$$

basic *syntactic control of interference*


$1 : \text{exp}$	constant
$0 : \text{exp}$	constant
$\text{skip} : \text{com}$	no-op
$\text{asg} : \text{cell} \times \text{exp} \rightarrow \text{com}$	assignment
$\text{der} : \text{cell} \rightarrow \text{exp}$	dereferencing
$\text{seq} : \text{com} \times \text{com} \rightarrow \text{com}$	sequencing
$\text{seq} : \text{com} \times \text{exp} \rightarrow \text{exp}$	sequencing with boolean
$\text{op} : \text{exp} \times \text{exp} \rightarrow \text{exp}$	logical operations
$\text{if} : \text{exp} \times \text{com} \times \text{com} \rightarrow \text{com}$	branching
$\text{while} : \text{exp} \times \text{com} \rightarrow \text{com}$	iteration
$\text{newvar} : (\text{cell} \rightarrow \text{com}) \rightarrow \text{com}$	local variable
$\text{newvar} : (\text{cell} \rightarrow \text{exp}) \rightarrow \text{exp}$	local variable.

basic *syntactic control of interference*

$1 : \text{exp}$	constant
$0 : \text{exp}$	constant
$\text{skip} : \text{com}$	no-op
$\text{asg} : \text{cell} \times \text{exp} \rightarrow \text{com}$	assignment
$\text{der} : \text{cell} \rightarrow \text{exp}$	dereferencing
$\text{seq} : \text{com} \times \text{com} \rightarrow \text{com}$	sequencing
$\text{seq} : \text{com} \times \text{exp} \rightarrow \text{exp}$	sequencing with boolean
$\text{op} : \text{exp} \times \text{exp} \rightarrow \text{exp}$	logical operations
$\text{if} : \text{exp} \times \text{com} \times \text{com} \rightarrow \text{com}$	branching
$\text{while} : \text{exp} \times \text{com} \rightarrow \text{com}$	iteration
$\text{newvar} : (\text{cell} \rightarrow \text{com}) \rightarrow \text{com}$	local variable
$\text{newvar} : (\text{cell} \rightarrow \text{exp}) \rightarrow \text{exp}$	local variable.

$\text{par} : \text{com} \rightarrow \text{com} \rightarrow \text{com}.$

geometry of synthesis: a “direct” circuit semantics



closed monoidal category with cartesian products

$$\llbracket x : \theta \vdash x : \theta \rrbracket = id_{\llbracket \theta \rrbracket}$$

$$\llbracket \Gamma, x : \theta' \vdash M : \theta \rrbracket = \llbracket \Gamma \vdash M : \theta \rrbracket \circ \pi_1$$

$$\llbracket \Gamma \vdash \lambda x.M : \theta' \rightarrow \theta \rrbracket = \Lambda(\llbracket \Gamma, x : \theta' \vdash M : \theta \rrbracket)$$

$$\llbracket \Gamma, \Delta \vdash FM : \theta \rrbracket = \text{eval} \circ (\llbracket \Delta \vdash M : \theta' \rrbracket \otimes \llbracket \Gamma \vdash F : \theta' \rightarrow \theta \rrbracket)$$

$$\llbracket \Gamma \vdash \langle M, N \rangle : \theta \times \theta' \rrbracket = (\llbracket \Gamma \vdash M : \theta \rrbracket \otimes \llbracket \rho(\Gamma \vdash N : \theta') \rrbracket) \circ \delta_{\llbracket \Gamma \rrbracket},$$

closed monoidal category with cartesian products

$$\llbracket x : \theta \vdash x : \theta \rrbracket = id_{\llbracket \theta \rrbracket}$$

$$\llbracket \Gamma, x : \theta' \vdash M : \theta \rrbracket = \llbracket \Gamma \vdash M : \theta \rrbracket \circ \pi_1$$

$$\llbracket \Gamma \vdash \lambda x.M : \theta' \rightarrow \theta \rrbracket = \Lambda(\llbracket \Gamma, x : \theta' \vdash M : \theta \rrbracket)$$

$$\llbracket \Gamma, \Delta \vdash FM : \theta \rrbracket = \text{eval} \circ (\llbracket \Delta \vdash M : \theta' \rrbracket \otimes \llbracket \Gamma \vdash F : \theta' \rightarrow \theta \rrbracket)$$


$$\llbracket \Gamma \vdash \langle M, N \rangle : \theta \times \theta' \rrbracket = (\llbracket \Gamma \vdash M : \theta \rrbracket \otimes \llbracket \rho(\Gamma \vdash N : \theta') \rrbracket) \circ \delta_{\llbracket \Gamma \rrbracket},$$

game-inspired semantics for language constants




R.D

$[[\text{seq} : (\text{com}_1 \times \text{com}_2) \rightarrow \text{com}_3]]$




R3.R1.D1.R2.D2.D3

$[[\text{while} : (\text{exp}_1 \times \text{com}_2) \rightarrow \text{com}_3]]$




R3.Q1.T1.R2.D2.Q1.F.D3

it works




... but not as well as it should

```
while true do skip
```



... but not as well as it should


```
while true do skip
```



ill formed!

... but not as well as it should



```
while true do skip
```



ill formed!

... but not as well as it should

```
while true do skip
```




digital (clocked) hardware is **synchronous**
game-semantic models are **asynchronous**


synchronous traces for constants



$\llbracket \text{seq} : (\text{com}_1 \times \text{com}_2) \rightarrow \text{com}_3 \rrbracket$



$\llbracket \text{while} : (\text{exp}_1 \times \text{com}_2) \rightarrow \text{com}_3 \rrbracket$




synchronous traces for constants




$\langle R, D \rangle$

$[[seq : (com_1 \times com_2) \rightarrow com_3]]$



$[[while : (exp_1 \times com_2) \rightarrow com_3]]$




synchronous traces for constants




$\langle R, D \rangle$

$[[seq : (com_1 \times com_2) \rightarrow com_3]]$



$\langle R3, R1 \rangle . \langle D1, R2 \rangle . \langle D2, D3 \rangle$

$[[while : (exp_1 \times com_2) \rightarrow com_3]]$




synchronous traces for constants



<R,D>


[[seq : (com₁ × com₂) → com₃]]



<R3,R1>.<D1,R2>.<D2,D3>

<R3,R1,D1,R2>.<D2,D3>

[[while : (exp₁ × com₂) → com₃]]




synchronous traces for constants



<R,D>

[[seq : (com₁ × com₂) → com₃]]




<R3,R1>.<D1,R2>.<D2,D3>

<R3,R1,D1,R2>.<D2,D3>

<R3,R1>.<D1,R2,D2,D3>

[[while : (exp₁ × com₂) → com₃]]




synchronous traces for constants



<R,D>

[[seq : (com₁ × com₂) → com₃]]




<R3,R1>.<D1,R2>.<D2,D3>

<R3,R1,D1,R2>.<D2,D3>

<R3,R1>.<D1,R2,D2,D3>

<R3,R1,D1,R2,D2,D3>

[[while : (exp₁ × com₂) → com₃]]




synchronous traces for constants



<R,D>

[[seq : (com₁ × com₂) → com₃]]




<R3,R1>.<D1,R2>.<D2,D3>

<R3,R1,D1,R2>.<D2,D3>

<R3,R1>.<D1,R2,D2,D3>

<R3,R1,D1,R2,D2,D3>

[[while : (exp₁ × com₂) → com₃]]



<R3,Q1>.<T1,R2>


<D2,Q1>.<F1,D3>

synchronous traces for constants



<R,D>

[[seq : (com₁ × com₂) → com₃]]




<R3,R1>.<D1,R2>.<D2,D3>

<R3,R1,D1,R2>.<D2,D3>

<R3,R1>.<D1,R2,D2,D3>

<R3,R1,D1,R2,D2,D3>

[[while : (exp₁ × com₂) → com₃]]



<R3,Q1>.<T1,R2>

<D2,Q1>.<F1,D3>

<R3,Q1,T1,R2>


<D2,Q1>.<F1,D3>

synchronous traces for constants



<R,D>

[[seq : (com₁ × com₂) → com₃]]




<R3,R1>.<D1,R2>.<D2,D3>

<R3,R1,D1,R2>.<D2,D3>

<R3,R1>.<D1,R2,D2,D3>

<R3,R1,D1,R2,D2,D3>

[[while : (exp₁ × com₂) → com₃]]



<R3,Q1>.<T1,R2>

<D2,Q1>.<F1,D3>

<R3,Q1,T1,R2>

<D2,Q1>.<F1,D3>

<R3,Q1,T1,R2,D2,Q1>

<F1,D3>

more complex languages: scc

$$\frac{\Gamma, x : \theta^m, y : \theta^n \vdash_r M : \theta'}{\Gamma, x : \theta^{m+n} \vdash_r M[x/y] : \theta'}$$

more complex languages: scc

$$\frac{\Gamma, x : \theta^m, y : \theta^n \vdash_r M : \theta'}{\Gamma, x : \theta^{m+n} \vdash_r M[x/y] : \theta'}$$

$$A^n \rightarrow B \equiv \underbrace{\circlearrowleft A \otimes \cdots \otimes \circlearrowleft A}_n \multimap B$$


$$[[A \odot B]] = [[A]][[B]] \cup [[B]][[A]] \quad [[\circlearrowleft A]] = [[A]]^*$$

why not represent the game models in hardware?






why not represent the game models in hardware?

$$\text{seq} : \text{com} \times \text{com} \Rightarrow \text{com}$$





why not represent the game models in hardware?

$seq : com \times com \Rightarrow com$




why not represent the game models in hardware?



$seq : com \times com \Rightarrow com$




more on representing game models in hardware




par : com -> com -> com



more on representing game models in hardware



par : com -> com -> com



a solution: round abstraction

a solution: round abstraction

- “*Reactive Modules*”, Alur & Henzinger. LICS 1996 / FMSD 1999.

a solution: round abstraction

- “*Reactive Modules*”, Alur & Henzinger. LICS 1996 / FMDS 1999.
- create synchronous “rounds” of signals controlled by specific signals used as “clocks”

a solution: round abstraction

- “*Reactive Modules*”, Alur & Henzinger. LICS 1996 / FMDS 1999.
- create synchronous “rounds” of signals controlled by specific signals used as “clocks”
- we use a “maximal” form of round abstraction


a solution: round abstraction

- “*Reactive Modules*”, Alur & Henzinger. LICS 1996 / FMDS 1999.
- create synchronous “rounds” of signals controlled by specific signals used as “clocks”
- we use a “maximal” form of round abstraction
 - make the rounds as long as possible


a solution: round abstraction

- “*Reactive Modules*”, Alur & Henzinger. LICS 1996 / FMDS 1999.
- create synchronous “rounds” of signals controlled by specific signals used as “clocks”
- we use a “maximal” form of round abstraction
 - make the rounds as long as possible
 - ... but avoid using the same signal twice in one round (cf “schizophrenia” in Esterel)


asynchronous automaton: while




step 1: round generation




step 1: round generation




Step 2: reduction




synchronous automaton for while







6 states, 23 LUTs




4 states, 28 LUTs


asynchronous versus synchronous representations for iteration



asynchronous versus synchronous representations for skip




8 states, 26 LUTs




4 states, 12 LUTs

async vs sync representations for (deterministic) parallel composition




8 states, 26 LUTs




4 states, 12 LUTs

async versus sync representations for sequential composition



8 states, 26 LUTs




4 states, 12 LUTs

async versus sync representations for sequential composition


what is going on with sequential composition?




what is going on with sequential composition?




VS






what is going on with sequential composition?




what is going on with sequential composition?




a genuine application: diagonals (*bsci*)








7 registers 22 LUTs



3 registers 6 LUTs

asynchronous vs. synchronous diagonals on *com*

diagonal for com \Rightarrow com (*bsci*)




13 registers 94 LUTs

7 registers 77 LUTs




how about concurrent sharing? $seq \otimes seq$

72 trans
36 states



how about concurrent sharing? $seq \otimes seq$

72 trans
36 states



34 states
642 trans
(fails synthesis)



conclusion

conclusion

- it is nice to be able to reuse game models

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient
- synchronous representation of (asynchronous) game model can be done via round abstraction

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient
- synchronous representation of (asynchronous) game model can be done via round abstraction
 - usually results in smaller circuits (always faster)

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient
- synchronous representation of (asynchronous) game model can be done via round abstraction
 - usually results in smaller circuits (always faster)
 - still room for optimisation (eliminate “error detection”)

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient
- synchronous representation of (asynchronous) game model can be done via round abstraction
 - usually results in smaller circuits (always faster)
 - still room for optimisation (eliminate “error detection”)
- r.a. can be applied to any game model, not just to game models of constants

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient
- synchronous representation of (asynchronous) game model can be done via round abstraction
 - usually results in smaller circuits (always faster)
 - still room for optimisation (eliminate “error detection”)
- r.a. can be applied to any game model, not just to game models of constants
 - peep-hole optimisation for games

conclusion

- it is nice to be able to reuse game models
 - but naive representation of game model is very inefficient
- synchronous representation of (asynchronous) game model can be done via round abstraction
 - usually results in smaller circuits (always faster)
 - still room for optimisation (eliminate “error detection”)
- r.a. can be applied to any game model, not just to game models of constants
 - peep-hole optimisation for games
- concurrent sharing not feasible