

Program Verification using Separation Logic

Lecture 0 :

**Course Introduction and Assertion
Language**

Hongseok Yang (Queen Mary, Univ. of London)

Dream

- Automatically verify the memory safety of systems software, such as OS kernels and web servers.
- The course is about the use of separation logic for realizing this dream.

```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```

typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver
Q: Is this correct?

```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```


typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver

Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```


typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver

Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```


typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver

Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```


typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver

Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```


typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver

Q: Is this correct?



Demo

```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```

typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver
Q: Is this correct?

```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```


typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver

Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp=(...)deviceExtension->Flink2;
    while (BusResetIrp) {

        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```


```

typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver
Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {
        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```


```

typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver
Q: Is this correct?



```

void t1394Diag_CancelIrp(PDEVICE_OBJECT DeviceObject, PIRP Irp)
{
    KIRQL          Irql, CancelIrql;
    BUS_RESET_IRP  *BusResetIrp, *temp;
    PDEVICE_EXTENSION deviceExtension;

    deviceExtension = DeviceObject->DeviceExtension;

    KeAcquireSpinLock(&deviceExtension->ResetSpinLock, &Irql);

    temp = (PBUS_RESET_IRP)deviceExtension;
    BusResetIrp = (PBUS_RESET_IRP)deviceExtension->Flink2;

    while (BusResetIrp) {
        if (BusResetIrp->Irp == Irp) {
            temp->Flink2 = BusResetIrp->Flink2;
            free(BusResetIrp);
            break;
        }
        else if (BusResetIrp->Flink2 == (PBUS_RESET_IRP)deviceExtension) {
            break;
        }
        else {
            temp = BusResetIrp;
            BusResetIrp = (PBUS_RESET_IRP)BusResetIrp->Flink2;
        }
    }

    KeReleaseSpinLock(&deviceExtension->ResetSpinLock, Irql);

    IoReleaseCancelSpinLock(Irp->CancelIrql);
    Irp->IoStatus.Status = STATUS_CANCELLED;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
} // t1394Diag_CancelIrp

```

```

typedef struct BUS_RESET_IRP {
    struct BUS_RESET_IRP *Flink2;
    PIRP          Irp;
} BUS_RESET_IRP, *PBUS_RESET_IRP;


```

```

typedef struct {
    PBUS_RESET_IRP          Flink2;
} DEVICE_EXTENSION, *PDEVICE_EXTENSION;

```

Windows Firewire Driver
Q: Is this correct?



Pb: Dereferences a non-existing field "Irp".

Separation Logic

- A variant of Hoare logic that lets you verify pointer-manipulating programs effectively.
- Philosophy: formalize and exploit good disciplines used by top-ranked systems programmers.

Very Rough History

- 1995, Discoveries in categorical semantics.
- 1999, Logic of Bunched Implications.
- 2001, Separation logic.
- 2003~, Application to data abstraction.
- 2004~, Application to concurrency.
- 2005~, Application to program analysis.

Outcome of this Course

- Understand the basic principles of separation logic.
- Should be able to build a simple automatic verifier based on separation logic.

Schedule

- Lecture 0: Assertion language.
- Lecture 1: Proof rules in sep. logic.
- Lecture 2: Simple automatic verifier.
- Lecture 3: Frame rule.
- Lecture 4: Concurrency.

Starting Point

- Should be able to express properties at each program point effectively.

```
x = create_list();  
y = create_list();  
z = create_sorted_list();  
x = append_list(x,y);  
free_list(x);  
traverse_list(z);
```

Starting Point

- Should be able to express properties at each program point effectively.

```
x = create_list();
```

```
y = create_list();
```

```
z = create_sorted_list();
```

```
x = append_list(x,y);
```

```
free_list(x);
```

```
traverse_list(z);
```

1. lists x,y,z.

2. lists x,y: disjoint.

3. lists y,z: disjoint.

4. lists x,z: disjoint.

5. list z sorted.

Starting Point

- Should be able to express properties at each program point effectively.

```
x = create_list();
```

```
y = create_list();
```

```
z = create_sorted_list();
```

```
x = append_list(x, y);
```

```
free_list(x);
```

```
traverse_list(z);
```

1. lists x,y,z.
2. lists x,y: disjoint.
3. lists y,z: disjoint.
4. lists x,z: disjoint.
5. list z sorted.

1. lists x,y,z.
2. list x contains y.
3. lists x,z: disjoint.
4. list z sorted.

Starting Point

- Should be able to express properties at each program point effectively.

```
x = create_list();
```

```
y = create_list();
```

```
z = create_sorted_list();
```

```
x = append_list(x, y);
```

```
free_list(x);
```

```
traverse_list(z);
```

1. lists x,y,z.
2. lists x,y: disjoint.
3. lists y,z: disjoint.
4. lists x,z: disjoint.
5. list z sorted.

1. lists x,y,z.
2. list x contains y.
3. lists x,z: disjoint.
4. list z sorted.

Express implicit/explicit, state-dependent separation effectively.

Toolkit of Separation-Logic Maniac

1. A class of (separation) properties to express.
2. Pick a storage model with separation built-in.
 - Means to find a partial commutative monoid.
3. Apply a general method for constructing an assertion language with separating connectives.

Toolkit of Separation-Logic Maniac

1. A class of (separation) properties to express.
2. Pick a storage model with separation built-in.
 - Means to find a partial commutative monoid.
3. Apply a general method for constructing an assertion language with separating connectives.

Storage Model with Separation

- Principle: Find a local description of state (or resource). Define a splitting operator.
- Technical, find a partial commutative monoid.
- E.g.
 - Global heap model: $\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow \text{Vals}$
 - $[1:0, 2:0, 3:0, \dots], [1:3, 2:0, 3:4, 4:0, 5:0, \dots]$
 - Local heap model: $\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$
 - $[], [2:0, 5:0], [1:3, 3:4, 4:0], [1:3, 3:4, 4:0, 8:0, 9:8]$

Partial Commutative Monoid

- A set M together with
 - a unit e in M and a partial binary operator $*$ on M .
- Should satisfy:
 - identity: $e * m = m * e = m$
 - commutativity: $m * m' = m' * m$
 - associativity: $m * (m' * m'') = (m * m') * m''$
- $m = m' * m''$ implies that m' and m'' are separate.

PCM Structure of Heaps

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

- Separateness predicates $h \# h'$:

$$h_1 \# h_2 \stackrel{\text{def}}{\iff} \text{dom}(h_1) \cap \text{dom}(h_2) = \emptyset$$

- Partial heap combining operator $h * h'$:

$$h_1 * h_2 \stackrel{\text{def}}{=} \begin{cases} h_1 \cup h_2 & \text{if } h_1 \# h_2 \\ \text{undefined} & \text{otherwise} \end{cases}$$

- The empty heap $[]$ is the unit for $*$.

- 1) $[] * [11:98] = [11:98]$
- 2) $[6:11, 98:0] * [11:98] = [6:11, 11:98, 98:0]$
- 3) $[6:11, 11:0] * [11:98] = \text{undefined}$
- 4) $[11:98] * [11:98] = \text{undefined}$

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

- Separateness predicates $h \# h'$:

$$h_1 \# h_2 \stackrel{\text{def}}{\iff} \text{dom}(h_1) \cap \text{dom}(h_2) = \emptyset$$

- Partial heap combining operator $h * h'$:

$$h_1 * h_2 \stackrel{\text{def}}{=} \begin{cases} h_1 \cup h_2 & \text{if } h_1 \# h_2 \\ \text{undefined} & \text{otherwise} \end{cases}$$

- The empty heap $[]$ is the unit for $*$.

Storage Model in Detail

$$\begin{aligned}\text{Vars} &\stackrel{\text{def}}{=} \{x, y, z, \dots\} \\ \text{Locs} &\stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs}\end{aligned}$$

$$\begin{aligned}\text{Heaps} &\stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals} \\ \text{Stacks} &\stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals} \\ \text{States} &\stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}\end{aligned}$$

Storage Model in Detail

$$\begin{aligned}\text{Vars} &\stackrel{\text{def}}{=} \{x, y, z, \dots\} \\ \text{Locs} &\stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs}\end{aligned}$$

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

I) Each state consists of stack s and heap h .

Storage Model in Detail

$$\begin{aligned}\text{Vars} &\stackrel{\text{def}}{=} \{x, y, z, \dots\} \\ \text{Locs} &\stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs}\end{aligned}$$

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

- 1) Each state consists of stack s and heap h .
- 2) Complete stacks, but partial finite “local” heaps.

Storage Model in Detail

$$\begin{aligned} \text{Vars} &\stackrel{\text{def}}{=} \{x, y, z, \dots\} \\ \text{Locs} &\stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs} \end{aligned}$$

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

- 1) Each state consists of stack s and heap h .
- 2) Complete stacks, but partial finite “local” heaps.
- 3) Allows pointer arithmetic, but not $\&x$ in C.

E.g.

1) ([x:0,y:0,...], [])

2) ([x:6,y:98,...], [6:11, 11:98, 98:0])

3) ([x:6,y:98,...], [6:11, 11:12, 12:0, 98:99, 99:100])

$$\text{Vars} \stackrel{\text{def}}{=} \{x, y, z, \dots\}$$

$$\text{Locs} \stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs}$$

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

- 1) Each state consists of stack s and heap h .
- 2) Complete stacks, but partial finite “local” heaps.
- 3) Allows pointer arithmetic, but not $\&x$ in C.

Storage Model in Detail

$$\begin{aligned} \text{Vars} &\stackrel{\text{def}}{=} \{x, y, z, \dots\} \\ \text{Locs} &\stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs} \end{aligned}$$

$$\begin{aligned} \text{Heaps} &\stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals} \\ \text{Stacks} &\stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals} \\ \text{States} &\stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps} \end{aligned}$$

Storage Model in Detail

General

$$\text{Vars} \stackrel{\text{def}}{=} \{x, y, z, \dots\}$$

$$\text{Locs} \stackrel{\text{def}}{=} \{1, 2, 3, 4, \dots\} \quad \text{Vals} \supseteq \text{Locs}$$

$$\text{Heaps} \stackrel{\text{def}}{=} \text{Locs} \rightarrow_{\text{fin}} \text{Vals}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

Storage Model in Detail

General

$$\text{Vars} \stackrel{\text{def}}{=} \{x, y, z, \dots\}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

Storage Model in Detail

General

$$\text{Vars} \stackrel{\text{def}}{=} \{x, y, z, \dots\}$$

$$\text{Stacks} \stackrel{\text{def}}{=} \text{Vars} \rightarrow \text{Vals}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$$

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times M$$

Toolkit of Separation-Logic Maniac

1. A class of (separation) properties to express.
2. Pick a storage model with separation built-in.
 - Means to find a partial commutative monoid.
3. Apply a general method for constructing an assertion language with separating connectives.

General Method

- Constructs an assertion language and its semantics.
- Each assertion P specifies a set of states:

$$\text{“Meaning of } P\text{”} \subseteq \text{States}$$

- Recipe:
 1. Re-use all the connectives from classical logic.
 2. Add separating connectives: emp , $P * Q$, $P \multimap Q$
 3. Define semantics using the PCM structure.

General Method

- Constructs an assertion language and its semantics.
- Each assertion P specifies a set of states:

$$\text{“Meaning of } P\text{”} \subseteq \text{States}$$

- Recipe:

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times M$$

1. Re-use all the connectives from classical logic.
2. Add separating connectives: emp , $P * Q$, $P \multimap Q$
3. Define semantics using the PCM structure.

General Method

- Constructs an assertion language and its semantics.
- Each assertion P specifies a set of states:

$$\text{“Meaning of } P\text{”} \subseteq \text{States}$$

- Recipe:

$$\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times M$$

1. Re-use all the connectives from classical logic.
2. Add separating connectives: emp , $P * Q$, $P \multimap Q$
3. Define semantics using the PCM structure.

Ignore separating implication.

HW: Include the separating implication.

Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$

“Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
		$\mid \text{emp} \mid P * Q$	Separating Connectives
		$\mid \text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic


Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$

“Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic



E.g. $1 \mapsto 0$, $x \mapsto y$

$([x:1, y:0, \dots], [1:0]),$


$([x:1, y:2, \dots], [1:0]),$

$([x:1, y:2, \dots], [1:2]),$

$([x:1, y:0, \dots], [1:0, 2:0])$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic




Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$

“Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic




Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$
 “Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic



E.g. emp
 $([x:l, y:0, \dots], [])$,
 $([x:l, y:l, \dots], [l:0])$

Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$

“Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic




Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$

“Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
		$\mid \text{emp} \mid P * Q$	Separating Connectives
		$\mid \text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic




E.g. $1 \mapsto 0 * 2 \mapsto 0$, $x \mapsto y * y \mapsto x$, $x \mapsto 0 * x \mapsto 0$
 $([x:1, y:2, \dots], [1:0, 2:0])$,
 $([x:1, y:2, \dots], [1:2, 2:1])$,
 $([x:2, y:1, \dots], [1:2, 2:1])$

ps

“Meaning of P ” $\subseteq$ States

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic




E.g. $1 \mapsto 0 * 2 \mapsto 0$, $x \mapsto y * y \mapsto x$, $x \mapsto 0 * x \mapsto 0$
 $([x:1, y:2, \dots], [1:0, 2:0]),$
 $([x:1, y:2, \dots], [1:2, 2:1]),$
 $([x:2, y:1, \dots], [1:2, 2:1])$

ps

“Meaning of P ” $\subseteq$ States

- Syntax of expressions E and assertions P

E, F	$::=$	$x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
P, Q	$::=$	$E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
	$\mid$	$\text{emp} \mid P * Q$	Separating Connectives
	$\mid$	$\text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic



Can express the separation
of arbitrary formulas in a
state-dependent manner.

Assertion for Our Storage Model

- Specifies a set of states: $\text{States} \stackrel{\text{def}}{=} \text{Stacks} \times \text{Heaps}$

“Meaning of P ” $\subseteq \text{States}$

- Syntax of expressions E and assertions P

$E, F ::= x \mid n \mid E + F \mid -E \mid \dots$	Heap-independent Exprs
$P, Q ::= E = F \mid E \geq F \mid E \mapsto F$	Atomic Predicates
$\mid \text{emp} \mid P * Q$	Separating Connectives
$\mid \text{true} \mid P \wedge Q \mid \neg P \mid \forall x. P$	Classical Logic

1) Usual connectives from classical logic.

2) All other connectives are definable.

3) E.g. $(x \mapsto 0) \vee \exists x'. (x \mapsto x') * (x' \mapsto 0)$.

Semantics of Assertions

- Expressions mean maps from stacks to values.

$$\llbracket E \rrbracket : \text{Stacks} \rightarrow \text{Vals}$$

- Semantics of assertions given by satisfaction relation between states and assertions.

$$(s, h) \models P$$

- s in Stacks, h in Heaps.

Semantics of Assertions

$(s, h) \models E \geq F$	iff	$\llbracket E \rrbracket s, \llbracket F \rrbracket s \in \text{Integers}$ and $\llbracket E \rrbracket s \geq \llbracket F \rrbracket s$
$(s, h) \models E \mapsto F$	iff	$\text{dom}(h) = \{\llbracket E \rrbracket s\}$ and $h(\llbracket E \rrbracket s) = \llbracket F \rrbracket s$
$(s, h) \models \text{emp}$	iff	$h = []$ (i.e., $\text{dom}(h) = \emptyset$)
$(s, h) \models P * Q$	iff	$\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P$ and $(s, h_1) \models Q$
$(s, h) \models \text{true}$		always
$(s, h) \models P \wedge Q$	iff	$(s, h) \models P$ and $(s, h) \models Q$
$(s, h) \models \neg P$	iff	not $((s, h) \models P)$
$(s, h) \models \forall x. P$	iff	$\forall v \in \text{Vals. } (s[x \mapsto v], h) \models P$

Semantics of Assertions

$(s, h) \models E \geq F$	iff	$\llbracket E \rrbracket s, \llbracket F \rrbracket s \in \text{Integers and } \llbracket E \rrbracket s \geq \llbracket F \rrbracket s$
$(s, h) \models E \mapsto F$	iff	$\text{dom}(h) = \{\llbracket E \rrbracket s\} \text{ and } h(\llbracket E \rrbracket s) = \llbracket F \rrbracket s$
$(s, h) \models \text{emp}$	iff	$h = [] \text{ (i.e., } \text{dom}(h) = \emptyset)$
$(s, h) \models P * Q$	iff	$\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P \text{ and } (s, h_1) \models Q$
$(s, h) \models \text{true}$		always
$(s, h) \models P \wedge Q$	iff	$(s, h) \models P \text{ and } (s, h) \models Q$
$(s, h) \models \neg P$	iff	not $((s, h) \models P)$
$(s, h) \models \forall x. P$	iff	$\forall v \in \text{Vals. } (s[x \mapsto v], h) \models P$

$([x:1, y:2, \dots], [1:2]) \models x \mapsto y$, but $([x:1, y:2, \dots], [1:2, 2:1]) \not\models x \mapsto y$
 $([x:1, y:2, \dots], []) \models \text{emp}$
 $([x:1, y:2, \dots], [1:2, 2:1]) \models x \mapsto y * y \mapsto x$

Assertions for Any Storage Models

Semantics of Assertions

$(s, h) \models E \geq F$	iff	$\llbracket E \rrbracket s, \llbracket F \rrbracket s \in \text{Integers}$ and $\llbracket E \rrbracket s \geq \llbracket F \rrbracket s$
$(s, h) \models E \mapsto F$	iff	$\text{dom}(h) = \{\llbracket E \rrbracket s\}$ and $h(\llbracket E \rrbracket s) = \llbracket F \rrbracket s$
$(s, h) \models \text{emp}$	iff	$h = []$ (i.e., $\text{dom}(h) = \emptyset$)
$(s, h) \models P * Q$	iff	$\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P$ and $(s, h_1) \models Q$
$(s, h) \models \text{true}$		always
$(s, h) \models P \wedge Q$	iff	$(s, h) \models P$ and $(s, h) \models Q$
$(s, h) \models \neg P$	iff	not $((s, h) \models P)$
$(s, h) \models \forall x. P$	iff	$\forall v \in \text{Vals. } (s[x \mapsto v], h) \models P$

Assertions for Any Storage Models

Semantics of Assertions

~~$(s, h) \models E \geq F$ iff $\llbracket E \rrbracket s, \llbracket F \rrbracket s \in \text{Integers}$ and $\llbracket E \rrbracket s \geq \llbracket F \rrbracket s$~~

~~$(s, h) \models E \mapsto F$ iff $\text{dom}(h) = \{\llbracket E \rrbracket s\}$ and $h(\llbracket E \rrbracket s) = \llbracket F \rrbracket s$~~

$(s, h) \models \text{emp}$ iff $h = []$ (i.e., $\text{dom}(h) = \emptyset$)

$(s, h) \models P * Q$ iff $\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P$ and $(s, h_1) \models Q$

$(s, h) \models \text{true}$ always

$(s, h) \models P \wedge Q$ iff $(s, h) \models P$ and $(s, h) \models Q$

$(s, h) \models \neg P$ iff not $((s, h) \models P)$

$(s, h) \models \forall x. P$ iff $\forall v \in \text{Vals}. (s[x \mapsto v], h) \models P$

Replace basic predicates appropriately.

Assertions for Any Storage Models

Semantics of Assertions

~~$(s, h) \models E \geq F$ iff $\llbracket E \rrbracket s, \llbracket F \rrbracket s \in \text{Integers}$ and $\llbracket E \rrbracket s \geq \llbracket F \rrbracket s$~~
 ~~$(s, h) \models E \mapsto F$ iff $\text{dom}(h) = \{\llbracket E \rrbracket s\}$ and $h(\llbracket E \rrbracket s) = \llbracket F \rrbracket s$~~

$(s, h) \models \text{emp}$ iff ~~$h = []$ (i.e., $\text{dom}(h) = \emptyset$)~~ $h = e$
 $(s, h) \models P * Q$ iff $\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P$ and $(s, h_1) \models Q$
 $(s, h) \models \text{true}$ always
 $(s, h) \models P \wedge Q$ iff $(s, h) \models P$ and $(s, h) \models Q$
 $(s, h) \models \neg P$ iff not $((s, h) \models P)$
 $(s, h) \models \forall x. P$ iff $\forall v \in \text{Vals}. (s[x \mapsto v], h) \models P$

Replace basic predicates appropriately.

Interpret emp and * by the PCM structure of the model.

Assertions for Any Storage Models

Semantics of Assertions

~~$(s, h) \models E \geq F$ iff $\llbracket E \rrbracket s, \llbracket F \rrbracket s \in \text{Integers}$ and $\llbracket E \rrbracket s \geq \llbracket F \rrbracket s$~~

~~$(s, h) \models E \mapsto F$ iff $\text{dom}(h) = \{\llbracket E \rrbracket s\}$ and $h(\llbracket E \rrbracket s) = \llbracket F \rrbracket s$~~

$(s, h) \models \text{emp}$ iff ~~$h = []$ (i.e., $\text{dom}(h) = \emptyset$)~~ $h = e$

$(s, h) \models P * Q$ iff $\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P$ and $(s, h_1) \models Q$

$(s, h) \models \text{true}$ always

$(s, h) \models P \wedge Q$ iff $(s, h) \models P$ and $(s, h) \models Q$

$(s, h) \models \neg P$ iff not $((s, h) \models P)$

$(s, h) \models \forall x. P$ iff $\forall v \in \text{Vals}. (s[x \mapsto v], h) \models P$

Replace basic predicates appropriately.

Interpret emp and $*$ by the PCM structure of the model.

Keep the rest.

Assertions for Any Storage Models

Semantics of Assertions

This recipe is standard, and used frequently.
E.g. Bornat&Parkinson's permission.
Vafeiadis&Parkinson's RGSep.

~~$(s, h) \models$~~
 ~~$(s, h) \models$~~

$(s, h) \models \text{emp}$	iff	$h = []$ (i.e., $\text{dom}(h) = \emptyset$) $h = e$
$(s, h) \models P * Q$	iff	$\exists h_0 h_1. h_0 * h_1 = h, (s, h_0) \models P \text{ and } (s, h_1) \models Q$
$(s, h) \models \text{true}$		always
$(s, h) \models P \wedge Q$	iff	$(s, h) \models P \text{ and } (s, h) \models Q$
$(s, h) \models \neg P$	iff	not $((s, h) \models P)$
$(s, h) \models \forall x. P$	iff	$\forall v \in \text{Vals}. (s[x \mapsto v], h) \models P$

Replace basic predicates appropriately.
Interpret emp and $*$ by the PCM structure of the model.
Keep the rest.

Benefits

- Reminder:
 - Goal: Effective way to express separation.
 - Recipe: First, PCM. Next, separating connectives.
- Gives a very flexible way of expressing separation.
- Well-known proof rules for implication.
- Can re-use another, more important part of sep. logic, which is about program verification.


$$\begin{array}{lcl}
P * \text{emp} & \Leftrightarrow & P \\
P * Q & \Leftrightarrow & Q * P \\
P * (Q * R) & \Leftrightarrow & P * (Q * R) \\
P * (\bigvee_i Q_i) & \Leftrightarrow & \bigvee_i (P * Q_i) \\
P * (\exists x. Q(x)) & \Leftrightarrow & \exists x. P * Q(x)
\end{array}
\qquad
\frac{P \Rightarrow P' \quad Q \Rightarrow Q'}{P * Q \Rightarrow P' * Q'}$$

- Reminder:
 - Goal: Effective way to express separation.
 - Recipe: First, PCM. Next, separating connectives.
- Gives a very flexible way of expressing separation.
- Well-known proof rules for implication.
- Can re-use another, more important part of sep. logic, which is about program verification.

List Segment Predicate

- Least fixpoint of the following equivalence:

$$\text{ls } \alpha (E, F) \iff (\alpha = [] \wedge E = F \wedge \text{emp}) \vee (\exists x' \alpha'. \alpha = E :: \alpha' \wedge (E \mapsto x') * \text{ls } \alpha' (x', F))$$



- The induction occurs positively, so it exists.
- Also, consider a variant that hides alpha:

$$\text{ls } (E, F) \iff (E = F \wedge \text{emp}) \vee (\exists x'. E \mapsto x' * \text{ls } \alpha' (x', F))$$

Back to Original Example

- Express properties at each program point.

```
x = create_list();
```

```
y = create_list();
```

```
z = create_sorted_list();
```

```
x = append_list(x, y);
```

```
free_list(x);
```

```
traverse_list(z);
```

1. lists x,y,z.
2. lists x,y: disjoint.
3. lists y,z: disjoint.
4. lists x,z: disjoint.
5. list z sorted.

1. lists x,y,z.
2. list x contains y.
3. lists x,z: disjoint.
4. list z sorted.

Back to Original Example

$ls(x, 0) * ls(y, 0) * (\exists \alpha. \text{sorted}(\alpha) \wedge ls \alpha(z, 0))$ in point.

1. lists x,y,z.

2. lists x,y: disjoint.

3. lists y,z: disjoint.

4. lists x,z: disjoint.

5. list z sorted.

`x = create_list();`

`y = create_list();`

`z = create_sorted_list();`

`x = append_list(x,y);`

`free_list(x);`

`traverse_list(z);`

1. lists x,y,z.

2. list x contains y.

3. lists x,z: disjoint.

4. list z sorted.

Back to Original Example

$ls(x, 0) * ls(y, 0) * (\exists \alpha. \text{sorted}(\alpha) \wedge ls \alpha(z, 0))$ in point.

1. lists x,y,z.
2. lists x,y: disjoint.
3. lists y,z: disjoint.
4. lists x,z: disjoint.
5. list z sorted.

`x = create_list();`

`y = create_list();`

`z = create_sorted_list();`

`x = append_list(x,y);`

`free_list(x);`

`traverse_list(z);`

1. lists x,y,z.

2. list x contains y.

3. lists x,z: disjoint.

4. list z sorted.

$ls(x, y) * ls(y, 0) * (\exists \alpha. \text{sorted}(\alpha) \wedge ls \alpha(z, 0))$

Separating Implication

- $P \multimap Q$ is the weakest assertion A s.t.

$$P * A \Rightarrow Q$$

- Equivalently, $P \multimap Q$ is the unique assertion s.t.

$$P * A \Rightarrow Q \quad \text{if and only if} \quad A \Rightarrow P \multimap Q.$$

- Q1: Define the satisfaction relation for $P \multimap Q$.
- Q2: Define the satisfaction relation for $\neg(P \multimap \neg Q)$.
- Q3: Give intuitive meanings of both connectives.

Reference

- Reynolds's LICS 2001 paper.
- Biering et al's ESOP 2005 paper.