Relieving Capacity Limits on FPGA-Based SAT Solvers

Leopold Haller ¹ Satnam Singh ²

¹Oxford University Computing Laboratory

²Microsoft Research Cambridge

FMCAD 2010

・ロト・日本・モート モー うへで

The quest for ever more efficient SAT solvers



(日)、

э

Parallelising SAT

Software (ManySAT, Plingeling):



Coarse-grain parallelism

Hardware (e.g., [DTYZ08]):



Fine-grain parallelism

Challenges in Hardware-Based CDCL

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

```
while true do
    if ¬decide() then
        L return SAT;
    while BCP() = conflict do
        analyseAndLearn();
        if ¬backtrack() then
        L return UNSAT;
```

Challenges in Hardware-Based CDCL

```
while true do
    if ¬decide() then
        L return SAT;
    while BCP() = conflict do
        analyseAndLearn();
        if ¬backtrack() then
        L return UNSAT;
```

Memory access in Boolean Constraint Propagation is hard to predict. Existing approaches rely on *fast on-chip memory*.

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

Memory resources





◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

on-chip	off-chip
Block RAM	SDRAM
hundreds of small composable blocks	large atomic unit of memory
parallel access	sequential access
one-cycle access	non-deterministic delay
uniform access speed	streaming access faster
0.5-7MB (Virtex-5)	multiple GB

Memory resources





on-chip	off-chip
Block RAM	SDRAM
hundreds of small composable blocks	large atomic unit of memory
parallel access	sequential access
one-cycle access	non-deterministic delay
uniform access speed	streaming access faster
0.5-7MB (Virtex-5)	multiple GB

Existing approaches store instance information on-chip Capacity limits: e.g., [DTYZ08] - 64K variables/clauses

▲□▶ ▲圖▶ ★ 国▶ ★ 国▶ - 国 - のへで

Relieving capacity limits

Previously suggested: Instance partitioning



▲□▶ ▲□▶ ▲三▶ ▲三▶ 三三 のへで

Relieving capacity limits

Previously suggested: Instance partitioning



We explore the feasibility of

- directly utilizing off-chip storage
- by building a custom memory hierarchy for SAT algorithms.

Relieving capacity limits

Previously suggested: Instance partitioning



We explore the feasibility of

- directly utilizing off-chip storage
- by building a custom memory hierarchy for SAT algorithms.



Our platform is the BEE3 (Berkeley Emulation Engine v3)

- 4 interconnected Virtex5 FPGAs
- 2 independent memory channels
- 8GB per channel (64GB in total)
- Ethernet, RS232, etc.



```
procedure bcp(1: literal)
wl \leftarrow readWatchlist(1);
r \leftarrow \emptyset;
for address \in wl do
clause \leftarrow readClause(address);
vals \leftarrow readVarValues(vals);
r \leftarrow r \cup propagate(clause, vals);
//returns conflict, deduction or move WL
processResults(r); writeResults(r);
end procedure
```

procedure bcp(1: literal) wl \leftarrow readWatchlist(1); r $\leftarrow \emptyset$; for address \in wl do clause \leftarrow readClause(address); vals \leftarrow readVarValues(vals); r \leftarrow r \cup propagate(clause, vals); //returns conflict, deduction or move WL processResults(r); writeResults(r); end procedure

Read access pattern:



procedure bcp(1: literal) wl \leftarrow readWatchlist(1); r $\leftarrow \emptyset$; for address \in wl do clause \leftarrow readClause(address); vals \leftarrow readVarValues(vals); r \leftarrow r \cup propagate(clause, vals); //returns conflict, deduction or move WL processResults(r); writeResults(r); end procedure



◆□ > ◆□ > ◆豆 > ◆豆 > ̄豆 = のへで

procedure bcp(l: literal) wl \leftarrow readWatchlist(l); r $\leftarrow \emptyset$; for address \in wl do clause \leftarrow readClause(address); vals \leftarrow readVarValues(vals); r \leftarrow r \cup propagate(clause, vals); //returns conflict, deduction or move WL processResults(r); writeResults(r); end procedure





Parallelise?

- 日本 - 1 日本 - 日本 - 日本

Parallel Deduction

Possible overlap while processing clauses:



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Parallel Deduction

Possible overlap while processing clauses:



Use of multiple propagation units:



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Utilize the two independent memory channels.

Utilize the two independent memory channels.

Store clauses redundantly

Memory channel A

Memory channel B





・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

Split watch-list in two

Utilize the two independent memory channels.





Split watch-list in two

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Utilize the two independent memory channels.





Split watch-list in two

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ



▲□▶ ▲圖▶ ▲≣▶ ▲≣▶ = 差 = のへで









▲□▶ ▲圖▶ ★園▶ ★園▶ - 園 - のへで

Progress

Implementation of a BCP core on the BEE3 board.



Validated in simulation, synthesized on the board

- ▶ 15000 LUTs (20%)
- ▶ 100MHz control logic, 250MHz memory

Size limits (Virtex5 w. 16GB)		
clauses (max. 24 literals)	ca. 70.000.000	
variables	ca. 1.000.000	

Obtaining benchmark results is work in progress

Future work & Conclusion

Future work

- Application specific caches
- Parallelization through use of multiple FPGA chips

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

Future work & Conclusion

Future work

- Application specific caches
- Parallelization through use of multiple FPGA chips

Architecture for a hardware-based BCP core that:

Achieves significantly higher capacity than existing approaches by directly accessing large off-chip memory resources.

Employs fine-grain parallelisation strategies.

Thank you for your attention.



John D. Davis, Zhangxi Tan, Fang Yu, and Lintao Zhang.

A practical reconfigurable hardware accelerator for boolean satisfiability solvers. In *DAC*, pages 780–785, 2008.



Sharad Malik and Lintao Zhang.

Boolean satisfiability from theoretical hardness to practical success. *Commun. ACM*, 52(8):76–82, 2009.

