

A programming/specification and verification problem based on the Intel QPI protocol ("QuickPath Interconnect")

import FIFO:*;

typedef Bit#(32) DataT;

module ex_in1_out2_bs(Empty):

Integer filo_depth = 16:

function Bit#(1) determine_queue(DateTval); return (vd[0]); endfunction

FIFO#(DataT) inboundi(); mkSizedFIFO#(fifo_depth) the_inboundl(isboundl); FIFO#(DataT) outboundl(); mkSizedFIFO#(fifo_depth) the_outboundi(outboundl); FIFO#(DataT) outbound2(); mkSizedFIFO#(fifo_depth) the_outbound2(outbound2);

rule engl (True); DataT is_data = inbound1.firs1; FEFOHHDataT) out_cueue = determine_queuein_data) =: 0 ? outbound1 : outbound2; out_queue.enq(in_data); inbound1deq; outcueut = col

endmodule :ex_in1_out2_bs



The Problem

I'm going to give you an informal (but hopefully clear) description of a part of a communication protocol, from Intel's new "QuickPath Interconnect".

(Involves concurrency, mutual recursion, "real time")

How would you formalize it in a programming language or specification language of your choice?

And, how would you prove correctness properties about it?

I can share a PDF of this problem description, to remind you of the details

If there is interest, I can show BSV code (Bluespec SystemVerilog) for this, later in the week (rewrite rules). This code is synthesizable to hardware (via Verilog).



QPI information used in this presentation



Everything in this presentation about QPI is based only on information from the book pictured at left, which can be purchased from Intel Press and Amazon.com.

(no proprietary information)



Where QPI is used



Figure 2.1 Two-Processor System Based on Intel® QuickPath Interconnect Technology

Intel's FSB (Frontside Bus) was used for the last 10 years to interconnect multiprocessor components. QPI replaces FSB, and is expected to be used for the next 10 years.





Figure 1.6 System with Four Processors Employing Intel® QuickPath Interconnect Technology



QPI Protocol stack



Figure 1.10 Layers Defined for the Intel® QuickPath Architecture



Context





Link Layer (LL) detail (based on QPI book)



Link Layer (LL) detail (based on QPI book)



Moving flits: 1st approximation



A flit must be sent on every clock; if none available, send a NULL flit

For each 8 flits you receive, send an Ack bit back on a flit going the other way



Moving flits: 2nd approximation



Flits may be corrupted in the Physical Layer; detect this using a CRC check For now, assume LLR.Req and LLR.Ack flits are not themselves corrupted



Moving flits: 2nd approximation (partially fixed)



Flits may be corrupted in the Physical Layer; detect this using a CRC check For now, assume LLR.Req and LLR.Ack flits are not themselves corrupted



Moving flits: 2nd approximation (bug fixed)



Flits may be corrupted in the Physical Layer; detect this using a CRC check For now, assume LLR.Req and LLR.Ack flits are not themselves corrupted



Moving flits: final version (extra credit)



Now assume LLR.Req and LLR.Ack flits may also be corrupted (bad CRC). Eventually, LL must go to "error state", but invent a mechanism that doesn't give up too easily







import FIFO:1*;

typedef Bit#(32) DataT;

module ex_in1_out2_bs(Empty):

Integer file_depth = 16:

function Bit#(1) determine_queue(DataTval); return (vel(0)); endfunction

FIFO#(DataT) inbound1(): mkSizedFIFO#(fifo_depth) the_inbound1(isbound1): FIFO#(DataT) outbound1(): mkSizedFIFO#(fifo_depth) the_outbound2(outbound1): FIFO#(DataT) outbound2(): mkSizedFIFO#(fifo_depth) the_outbound2(outbound2):

rule end (True); DataT is_data = inbound1.first: FEFG4FKDataT) aut_evene = determine_queuelin_data) =: 0.7 autbound1 : outbound2 out_queue.enq(in_data); inbound1deq; andrule : enq1

endmodule :ex_in1_out2_bs







Slides accompanying a code-walkthrough of the BSV solution to the QPI problem

import FIFO:1*;

typedef Bit#(32) DataT;

module ex_in1_out2_bs(Empty):

Integer file_depth = 16;

function Bit#(1) determine_queue(DataTval); return (val(0)); endfunction

FIFO#(DataT) inboundi(); mkSizedFIFO#(fifo_depth) the_inboundl(isboundl); FIFO#(DataT) outboundl(); mkSizedFIFO#(fifo_depth) the_outboundi(outboundl); FIFO#(DataT) outbound2(); mkSizedFIFO#(fifo_depth) the_outbound2(outbound2);

rule engl (True); DataT is_data = inbound1.firs1; FEFO#(DataT) out_cueue = determine_queuein_data) =: 0 ? outbound1 : outbound2; out_gueue.eng(in_data); inbound1.deg; ondrule : exol

endmodule :ex_in1_out2_bs



Moving flits





Module structure



