

# Wireless programming for hardware dummies

Compiling stream processors for software-based low-latency network processing

Gordon Stewart (Princeton), Mahanth Gowda (UIUC), Geoff Mainland (Drexel), Bozidar Radunovic (MSR), Dimitrios Vytiniotis (MSR)

### Motivation

- Lots of innovation in PHY/MAC design
- Popular experimental platform: GnuRadio
  - $\cdot\,$  Easy to program but slow, no real network deployment
- Modern wireless PHYs require high-rate DSP
- Real-time platforms (SORA, Warp, ...)
  - Achieve protocol processing requirements, difficult to program, no code portability (lots of manual hand-tuning)

### Issues for wireless researchers

- SMP platforms (e.g. SORA)
  - Manual vectorization, CPU placement
  - · Cache optimizations
- FPGA platforms (e.g. Warp)

#### Difficulty in writing and reusing code hampers innovation

- $\cdot$  Latency-sensitive design, difficult for new CS students/researchers to break into
- Portability/readability
  - $\cdot\,$  (Manually) highly optimized code is difficult to read and maintain
  - · Practically impossible to target another platform

# Our goal

- New wireless programming platform
  - 1. Code written in a high-level language
  - 2. Compiler deals with low-level code optimization
  - 3. Same code compiles on different platforms (not there just yet!)
- Challenges
  - 1. Design PL abstractions that are intuitive and expressive
  - 2. Design efficient compilation schemes (to multiple platforms)
- What is special about wireless
  - 1. ... that affects abstractions: large degree of separation b/w data and control
  - 2. ... that affects compilation: need low latency stream processing

### Related works

- SMP: SORA bricks (MSRA), GnuRadio blocks
  - $\cdot$  Language extension (templates) and lots of libraries
- FPGA: Airblue
  - Programmer deals with hardware low-level stuff (sync, queues, etc)
- Control and data separation: CodiPhy, OpenRadio (Stanford)
- Streaming languages: StreamIt (MIT)
- Functional reactive programming: e.g. Yampa (Yale), Fran
- Dataflow languages e.g. Lucid (but no clocks here)

### WPL: A 2-layer design

- Lower-level
  - Imperative C-like code for manipulating bits, bytes, arrays etc.
- Higher-level:
  - $\cdot$  A monadic language for specifying and staging stream processors
  - Enforces clean separation between control and data flow
- Runtime implements low-level execution model
  - · Inspired by stream fusion in Haskell
  - · Provides efficient sequential and pipeline-parallel executions
- Monadic stream language enables aggressive compiler optimizations

### Dataflow streaming abstractions

Predominant abstraction today (e.g. SORA, Streamlt, GnuRadio) is that of a "vertex" in a dataflow graph

- · Reasonable as abstraction of the execution model
- Unsatisfactory as programming and compilation model

Why unsatisfactory? It does not expose:
(1) When is vertex state (re-) initialized?
(2) Under which external "control" messages can the vertex change behavior?
(3) How can vertex transmit "control" information to other vertices?



### Control-aware streaming abstractions





### Control-aware streaming abstractions



### Horizontal and vertical composition



\* This is like Yampa's switch, but using different channels for control and data

### Staging a pipeline, in diagrams

### Simple example: scrambler

```
let scrambler(u : unit) =
  var scrmbl st: arr[7] bit;
                                                                                                         Data In
  var tmp: bit;
  var v:bit;
                                                         Х2
                                                                                    X^3 X^2 X^1
                                                              X<sub>6</sub>
                                                                   Х<sup>5</sup>
                                                                               Х4
  return(
    for i in 0,7 {
       scrmbl st[i] := bit(1)
    }
                                                                                                        Descrambled
  );
                                                                                                        Data Out
  repeat (
                                                                         Figure 113-Data scrambler
    x <- take1;</pre>
    return (
       tmp := (scrmbl st[3] ^ scrmbl st[0]);
       for i in 0,6 {
         scrmbl st[i] := scrmbl st[i+1]
       1:
       scrmbl st[6] := tmp;
      v := x ^ tmp
    );
    emit (v)
in
```



Semantics Execution model (SMP) Every component (st (c v) a b) "compiles" to 2 functions:

> tick : Void  $\rightarrow$  (Result v a b + NeedInput) process : a  $\rightarrow$  Result v a b Result v a b = Skip | Yield b | Done v NeedInput = ()

Details more intricate: components have **state** and our execution model reflects that Similar to the datatype used in stream fusion

## Execution model (continued)

### Runtime loop:

- 1: Let t = top-level-component
- 2: whatis := t.tick()
- 3: if whatis == Yield b

then putBuf(b) ; goto 2

else if whatis == Skip then goto 2

else if whatis == Done then exit()

else if whatis == NeedInput then

c = getBuf(); whatis := t.process(); goto 3.

#### In reality:

- Very few function calls with a CPS-based translation: every "process" function knows its continuation
- Optimizations: never tick components with trivial tick(), never generate process() for tick()-only components
- Only indirection is for bind: at different points in times, function pointers point to the correct "process" and "tick"
- Slightly different approach to input/output

## Ticking a bind / sequence [[ c1 >>= c2 ]] :=

```
{ init := c1.init();
, tick := c1.tick()
, process := a \rightarrow case c1.process(a) of
       Skip -> Skip
       Yield b -> Yield b
       Done v -> (c2 v).init();
                 tick := (c2 v).tick()
                 process := (c2 v).process() }
```

```
[[ c1 >>> c2 ]] :=
```

```
{ init := c1.init(); c2.init();
, tick := case c2.tick() of
            Result r -> Result r
            NeedInput -> case c1.tick() of
               Skip -> Skip
               Emit b -> c2.process(b)
               NeedInput -> NeedInput
, process := a \rightarrow
         case c1.process(a) of
           Skip -> Skip
           Emit b -> c2.process(b) }
```

### Speed! (Optimizations)



(b) IEEE 802.11a/g 24Mbps

\* From the SORA paper, [NSDI 2009]

### Auto-vectorization

- Convert pipelines automatically to work with arrays
   ST x a b ~~~> ST x (arr n a) (arr m b)
- Challenges: How to figure out the right multiplicities?
- Implemented "cardinality analysis"
- Searching space of vectorizations in two modes:
  - · Scale-up vectorization
  - · Scale-down vectorization



```
let block_VECTORIZED (u: unit) =
    var y: int;
    repeat let vect_up_wrap_46 () =
        var vect_ya_48: arr[4] int;
        (vect_xa_47 : arr[4] int) <- take1;
        __unused_174 <- times 4 (\vect_j_50. (x : int) <- return vect_xa_47[0*4+vect_j_50*1+0];
        __unused_1 <- return y := x+1;
        return vect_ya_48[vect_j_50*1+0] := y);
    emit vect_ya_48
    in
        vect_up_wrap_46 (tt)</pre>
```

### Program transformations



#### Scale-down vectorization For components that take/emit many elements let t11aDataSymbol(u:unit) = repeat ( (xp:arr[80] complex) <- take 80;</pre> emits xp[16:79] repeat let vect dn 8 () = var vect xa 9: arr[80] int; var vect ya 10: arr[64] int; unused 33 <- times 20 (\vect\_i 11. (xtemp\_12 : arr[4] int) <- take1; return vect xa 9[vect i 11\*4:+4] := xtemp 12); let (xp : arr[80] int) = vect\_xa\_9[0:+80] in let vect res 13 = vect ya 10[0:+64] := xp[16:+64] in \_\_\_unused\_32 <- times 16 (\vect\_i\_11. emit vect\_ya\_10[vect\_i\_11\*4:+4]); return vect res 13

### Vectorization boundaries and queues

if c then

repeat (take 3 elements; emit 4 elements)

else

repeat (take 2 elements; emit 3 elements)

First path can be vectorized to: 3\*n\*k - 4\*kSecond path can be vectorized to: 2\*n'\*k' - 3\*k'

Least "good" input queue = 72 TOO LARGE!

#### Solution: introduce queues as primitives, to take pressure off the vectorizer write :: Queueld -> ST BUF a write :: Queueld -> ST a BUF

if c then
 repeat (take 3 elements; emit 4 elements) >>> write(out)
else
 repeat (take 2 elements; emit 3 elements) >>> write(out)

### Data paths now vectorize independently!



```
Pipelining with SMPs
802.11a transmitter:
                                                      Opportunity to
                                                    pipeline parallelize
read >>> (
  hInfo <- emitHeader(tt) >>> scrambler(tt) >>>
                             encode(12) >>>
                             interleaver(bpsk) >>>
                             modulate(bpsk) >>> map ofdm(tt)) ;
 scrambler(tt) >>> encode(hInfo[2])
              >>> interleaver(hinfo[1]) >>> modulate(hinfo[1]) >>> map_ofdm(tt)
   ) >>> write
```



### Status report

- Fully working language and compiler implementation
- Other features: SIMD-programming library
- Interfacing with external C-functions
- Re-using SORA driver (for faster kernel-space run)
- Vectorizer \*really\* works: 2x faster on the complete Wifi receiver pipeline, up to 4x faster on individual components.
- Processing rate: single-CPU, SIMD+vectorized ~ 200ms/20MB = twice as fast as the protocol requirements

# In the pipeline

Working on:

- 1. Finalizing pipeline parallelization
- 2. Detailed profiling and evaluation
- 3. Writing paper, implementing more challenging protocols (4G LTE) Future:
- 1. Cost models of execution model and vectorizer
- 2. FPGA backend, heterogeneous compilation
- 3. Verification of arithmetic floating point errors
- 4. Resource bounds prediction or modeling



As users, or developers ...



©2013 Microsoft Corporation. All rights reserved.