

# GPS:

*Navigating weak memory with  
ghosts, protocols, and separation*



Aaron Turon  
Viktor Vafeiadis  
Derek Dreyer  
MPI-SWS

# GPS:


To appear in OOPSLA'14  
(don't shoot me)

*Navigating weak memory with  
ghosts, protocols, and separation*



Aaron Turon  
Viktor Vafeiadis  
Derek Dreyer  
MPI-SWS

# Concurrent Program Logics



# Concurrent Program Logics

Separation  
Logic, 2001

Geared toward reasoning about racy,  
high-performance (e.g. lock-free)  
concurrent data structures

Deny-Guarantee,  
2009

LRG,  
2009


HOCAP,  
2011

CAP,  
2010

HLRG,  
2010



RGSim,  
2012

# Concurrent Program Logics





*Increasing  
Modularity:*

Ownership & separation  
Rely/guarantee  
Hidden state  
*etc.*



**CaReSL's "protocols"** [Turon et al. 2013] concisely characterize the dynamically evolving interference on some piece of shared state.



# The Problem

All these logics assume:

- **unrestricted data races**
- **sequential consistency (SC)**

*This is not a realistic model of concurrency for high-performance algorithms!*

x := 1  
y := 2  
x := 3



x := 1  
y := 2  
x := 3



~~x := 1~~  
y := 2  
x := 3

```
x := 1  
y := 2  
x := 3
```



```
print y  
print x
```



```
x := 1  
y := 2  
x := 3
```



```
print y  
print x
```

```
x := 1  
y := 2  
x := 3
```



```
print y  
print x
```



```
x := 1  
y := 2  
x := 3
```



```
print y  
print x  
→ 2 0
```

```
x := 1  
y := 2  
x := 3
```



```
print y  
print x  
→ 2 0
```



```
x := 1  
y := 2  
x := 3
```



```
print y  
print x  
→ 2 0
```

```
x := 1  
y := 2  
x := 3
```



```
print y  
print x  
→ 2 0
```



```
x := 1  
y := 2  
x := 3
```



```
print y  
print x  
→ 2 0
```

**Unsound!**

```
x := 1
y := 2
x := 3
```



```
x := 1
y := 2
x := 3
```

### *Option #1: Prohibit data races*

- 😎 Makes sense for most code
- 😎 Validates seq. optimizations
- 😓 Doesn't help if we want to be racy for high performance

```
x := 1      ||      print y
y := 2      ||      print x
x := 3      ||      ↗ 2 0
```

*Option #2: Allow data races for certain variables*

- 😎 Good for hi-perf concurrent algorithms
- 😓 SC semantics is too expensive to implement on modern hardware (must add fences)

```
x := 1      ||      print y
y := 2      ||      print x
x := 3      ||      → 2 0
```

*Option #2: Allow data races for certain variables*

- 😎 Good for hi-perf concurrent algorithms
- 😓 SC semantics is too expensive to implement on modern hardware (must add fences)
- 😬 Unnecessary in many cases: better to let experts use **WEAKER** consistency semantics



# C11 Memory Model

# Nonatomics (Data)

- Intended for most users (data race-free)
- If no data races exist, they behave as SC
- If data races exist, all bets are off
- Validate standard sequential optimizations

# Atomics (Synchronization)

- Intended for experts (data races permitted)
- Several consistency levels:
  - SC
  - Release/acquire
  - Release/consume
  - Relaxed
- Weaker consistency => More reordering permitted by compilers and hardware

# Uh Oh...

$\nexists x. \text{hb}(x, x)$	(IrreflexiveHB)
$\forall \ell. \text{totalorder}(\{a \in \mathcal{A} \mid \text{iswrite}_\ell(a)\}, \text{mo}) \wedge \text{hb}_\ell \subseteq \text{mo}$	(ConsistentMO)
$\text{totalorder}(\{a \in \mathcal{A} \mid \text{isSeqCst}(a)\}, \text{sc}) \wedge \text{hb}_{\text{SeqCst}} \subseteq \text{sc} \wedge \text{mo}_{\text{SeqCst}} \subseteq \text{sc}$	(ConsistentSC)
$\forall b. \text{rf}(b) \neq \perp \iff \exists \ell, a. \text{iswrite}_\ell(a) \wedge \text{isread}_\ell(b) \wedge \text{hb}(a, b)$	(ConsistentRFdom)
$\forall a, b. \text{rf}(b) = a \implies \exists \ell, v. \text{iswrite}_{\ell, v}(a) \wedge \text{isread}_{\ell, v}(b) \wedge \neg \text{hb}(b, a)$	(ConsistentRF)
$\forall a, b. \text{rf}(b) = a \wedge (\text{mode}(a) = \text{na} \vee \text{mode}(b) = \text{na}) \implies \text{hb}(a, b)$	(ConsistentRFna)
$\forall a, b. \text{rf}(b) = a \wedge \text{isSeqCst}(b) \implies \text{isc}(a, b) \vee \neg \text{isSeqCst}(a) \wedge (\forall x. \text{isc}(x, b) \implies \neg \text{hb}(a, x))$	(RestrSCReads)
$\nexists a, b. \text{hb}(a, b) \wedge \text{mo}(\text{rf}(b), \text{rf}(a)) \wedge \text{locs}(a) = \text{locs}(b)$	(CoherentRR)
$\nexists a, b. \text{hb}(a, b) \wedge \text{mo}(\text{rf}(b), a) \wedge \text{iswrite}(a) \wedge \text{locs}(a) = \text{locs}(b)$	(CoherentWR)
$\nexists a, b. \text{hb}(a, b) \wedge \text{mo}(b, \text{rf}(a)) \wedge \text{iswrite}(b) \wedge \text{locs}(a) = \text{locs}(b)$	(CoherentRW)
$\forall a. \text{isrmw}(a) \wedge \text{rf}(a) \neq \perp \implies \text{mo}(\text{rf}(a), a) \wedge \nexists c. \text{mo}(\text{rf}(a), c) \wedge \text{mo}(c, a)$	(AtomicRMW)
$\forall a, b, \ell. \text{lab}(a) = \text{lab}(b) = A(\ell) \implies a = b$	(ConsistentAlloc)

where  $\text{iswrite}_{\ell, v}(a) \stackrel{\text{def}}{=} \exists X, v_{\text{old}}. \text{lab}(a) \in \{\text{W}_X(\ell, v), \text{RMW}_X(\ell, v_{\text{old}}, v)\}$        $\text{iswrite}_\ell(a) \stackrel{\text{def}}{=} \exists v. \text{iswrite}_{\ell, v}(a)$

$\text{isread}_{\ell, v}(a) \stackrel{\text{def}}{=} \exists X, v_{\text{new}}. \text{lab}(a) \in \{\text{R}_X(\ell, v), \text{RMW}_X(\ell, v, v_{\text{new}})\}$       etc.

$\text{rsElem}(a, b) \stackrel{\text{def}}{=} \text{sameThread}(a, b) \vee \text{isrmw}(b)$

$\text{rseq}(a) \stackrel{\text{def}}{=} \{a\} \cup \{b \mid \text{rsElem}(a, b) \wedge \text{mo}(a, b) \wedge (\forall c. \text{mo}(a, c) \wedge \text{mo}(c, b) \implies \text{rsElem}(a, c))\}$

$\text{sw} \stackrel{\text{def}}{=} \{(a, b) \mid \text{mode}(a) \in \{\text{rel}, \text{rel\_acq}, \text{sc}\} \wedge \text{mode}(b) \in \{\text{acq}, \text{rel\_acq}, \text{sc}\} \wedge \text{rf}(b) \in \text{rseq}(a)\}$

$\text{hb} \stackrel{\text{def}}{=} (\text{sb} \cup \text{sw})^+$

$\text{hb}_\ell \stackrel{\text{def}}{=} \{(a, b) \in \text{hb} \mid \text{iswrite}_\ell(a) \wedge \text{iswrite}_\ell(b)\}$

$X_{\text{SeqCst}} \stackrel{\text{def}}{=} \{(a, b) \in X \mid \text{isSeqCst}(a) \wedge \text{isSeqCst}(b)\}$

$\text{isc}(a, b) \stackrel{\text{def}}{=} \text{iswrite}_{\text{locs}(b)}(a) \wedge \text{sc}(a, b) \wedge \nexists c. \text{sc}(a, c) \wedge \text{sc}(c, b) \wedge \text{iswrite}_{\text{locs}(b)}(c)$

# Uh Oh...

$\nexists x. \text{hb}(x, x)$	(IrreflexiveHB)
$\forall \ell. \text{totalorder}(\{a \in \mathcal{A} \mid \text{iswrite}_\ell(a)\}, \text{mo}) \wedge \text{hb}_\ell \subseteq \text{mo}$	(ConsistentMO)
$\text{totalorder}(\{a \in \mathcal{A} \mid \text{isSeqCst}(a)\}, \text{sc}) \wedge \text{hb}_{\text{SeqCst}} \subseteq \text{sc} \wedge \text{mo}_{\text{SeqCst}} \subseteq \text{sc}$	(ConsistentSC)
$\forall b. \text{rf}(b) \neq \perp \iff \exists \ell, a. \text{iswrite}_\ell(a) \wedge \text{isread}_\ell(b) \wedge \text{hb}(a, b)$	(ConsistentRFdom)
$\forall a, b. \text{rf}(b) = a \implies \exists \ell, v. \text{iswrite}_{\ell, v}(a) \wedge \text{isread}_{\ell, v}(b) \wedge \neg \text{hb}(b, a)$	(ConsistentRF)

Event graph axioms  
are **global, subtle,**  
and **very low-level**

Want: **local** reasoning  
with **clear, high-level**  
specifications

$$\forall a, b, \ell. \text{lab}(a) = \text{lab}(b) = A(\ell) \implies a = b \quad (\text{ConsistentAlloc})$$

where  $\text{iswrite}_{\ell, v}(a) \stackrel{\text{def}}{=} \exists X, v_{\text{old}}. \text{lab}(a) \in \{W_X(\ell, v), \text{RMW}_X(\ell, v_{\text{old}}, v)\}$        $\text{iswrite}_\ell(a) \stackrel{\text{def}}{=} \exists v. \text{iswrite}_{\ell, v}(a)$

$\text{isread}_{\ell, v}(a) \stackrel{\text{def}}{=} \exists X, v_{\text{new}}. \text{lab}(a) \in \{R_X(\ell, v), \text{RMW}_X(\ell, v, v_{\text{new}})\}$       etc.

$\text{rsElem}(a, b) \stackrel{\text{def}}{=} \text{sameThread}(a, b) \vee \text{isrmw}(b)$

$\text{rseq}(a) \stackrel{\text{def}}{=} \{a\} \cup \{b \mid \text{rsElem}(a, b) \wedge \text{mo}(a, b) \wedge (\forall c. \text{mo}(a, c) \wedge \text{mo}(c, b) \implies \text{rsElem}(a, c))\}$

$\text{sw} \stackrel{\text{def}}{=} \{(a, b) \mid \text{mode}(a) \in \{\text{rel}, \text{rel\_acq}, \text{sc}\} \wedge \text{mode}(b) \in \{\text{acq}, \text{rel\_acq}, \text{sc}\} \wedge \text{rf}(b) \in \text{rseq}(a)\}$

$\text{hb} \stackrel{\text{def}}{=} (\text{sb} \cup \text{sw})^+$

$\text{hb}_\ell \stackrel{\text{def}}{=} \{(a, b) \in \text{hb} \mid \text{iswrite}_\ell(a) \wedge \text{iswrite}_\ell(b)\}$

$X_{\text{SeqCst}} \stackrel{\text{def}}{=} \{(a, b) \in X \mid \text{isSeqCst}(a) \wedge \text{isSeqCst}(b)\}$

$\text{isc}(a, b) \stackrel{\text{def}}{=} \text{iswrite}_{\text{locs}(b)}(a) \wedge \text{sc}(a, b) \wedge \nexists c. \text{sc}(a, c) \wedge \text{sc}(c, b) \wedge \text{iswrite}_{\text{locs}(b)}(c)$

# Our Contribution

**GPS:** a “modern” separation logic supporting a carefully restricted form of

- protocols
- ghost state
- ownership transfer

that is sound for the **C11 weak memory model**

*Our major focus is showing how to reason about the **release-acquire** consistency mode.*

# Our Contribution

**GPS:** a “modern” separation logic supporting a carefully restricted form of

## Takeaway

Separation logic *can* make sense of (a form of) weak memory! **model**  
*about*  
*the release-acquire consistency mode.*

# Circular Buffers

## (Linux kernel)

$$\begin{array}{l}
 \{\text{true}\} \text{newBuffer}() \{q. \text{Prod}(q) * \text{Cons}(q)\} \\
 \{\text{Prod}(q) * P(x)\} \text{tryProd}(q, x) \{z. \text{Prod}(q) * (z \neq 0 \vee P(x))\} \\
 \{\text{Cons}(q)\} \text{tryCons}(q) \{x. \text{Cons}(q) * (x = 0 \vee P(x))\}
 \end{array}$$

```

newBuffer()  $\triangleq$ 
  let  $q = \text{alloc}(N + 2)$ 
   $[q + \text{ri}]_{\text{at}} := 0;$ 
   $[q + \text{wi}]_{\text{at}} := 0;$ 
   $q$ 

```

```

tryProd( $q, x$ )  $\triangleq$ 
  let  $w = [q + \text{wi}]_{\text{at}}$ 
  let  $r = [q + \text{ri}]_{\text{at}}$ 
  let  $w' = w + 1 \bmod N$ 
  if  $w' == r$  then 0
  else  $[q + \text{b} + w]_{\text{na}} := x;$ 
      $[q + \text{wi}]_{\text{at}} := w';$ 
     1

```

```

tryCons( $q$ )  $\triangleq$ 
  let  $w = [q + \text{wi}]_{\text{at}}$ 
  let  $r = [q + \text{ri}]_{\text{at}}$ 
  if  $w == r$  then 0
  else let  $x = [q + \text{b} + r]_{\text{na}}$ 
      $[q + \text{ri}]_{\text{at}} := r + 1 \bmod N;$ 
      $x$ 

```

# Nonatomics

$$\{\text{true}\} \text{alloc}_{\text{na}}(v) \{x. x \hookrightarrow v\}$$

$$\{l \hookrightarrow -\} [l]_{\text{na}} := v \{l \hookrightarrow v\}$$

$$\{l \hookrightarrow v\} [l]_{\text{na}} \{x. x = v * l \hookrightarrow v\}$$

$$\frac{\{P_1\} e_1 \{Q_1\} \quad \{P_2\} e_2 \{Q_2\}}{\{P_1 * P_2\} e_1 \parallel e_2 \{Q_1 * Q_2\}} \quad \frac{\{P\} e \{x. Q\}}{\{P * R\} e \{x. Q * R\}}$$



A Brief Introduction to  
*Release/Acquire*

# Dekker's Algorithm



```
[x]at := 1  
if [y]at == 0 then  
    /* crit. section */
```

```
[y]at := 1  
if [x]at == 0 then  
    /* crit. section */
```

# Dekker's Algorithm



```
[x]at := 1  
if [y]at == 0 then  
    /* crit. section */  
||  
[y]at := 1  
if [x]at == 0 then  
    /* crit. section */
```

Under SC, both  
threads can lose.

# Dekker's Algorithm



```
[x]at := 1  
if [y]at == 0 then  
  /* crit. section */
```

```
[y]at := 1  
if [x]at == 0 then  
  /* crit. section */
```

Under SC, both  
threads can lose.


Under Rel/Acq, both  
threads can also *win!*

# Dekker's Algorithm



```
[x]at := 1  
if [y]at == 0 then  
  /* crit. section */
```


```
[y]at := 1  
if [x]at == 0 then  
  /* crit. section */
```



# Dekker's Algorithm



$[x]_{\text{at}} := 1$		$[y]_{\text{at}} := 1$
if $[y]_{\text{at}} == 0$ then		if $[x]_{\text{at}} == 0$ then
<i>/* crit. section */</i>		<i>/* crit. section */</i>



# “IRIW”



$[x]_{\text{at}} := 1$   $\parallel$   $[y]_{\text{at}} := 1$   $\parallel$   $\begin{matrix} \text{print } [x]_{\text{at}} \\ \text{print } [y]_{\text{at}} \end{matrix}$   $\parallel$   $\begin{matrix} \text{print } [y]_{\text{at}} \\ \text{print } [x]_{\text{at}} \end{matrix}$

*Both threads can print 1, 0*

No global total store ordering (unlike TSO)

# Message Passing


$$\begin{array}{l} [x]_{\text{na}} := 37; \\ [y]_{\text{at}} := 1; \end{array} \quad \parallel \quad \begin{array}{l} \text{repeat } [y]_{\text{at}} \text{ end;} \\ [x]_{\text{na}} \end{array}$$



# Message Passing


$$\begin{array}{l} [x]_{\text{na}} := 37; \\ [y]_{\text{at}} := 1; \end{array} \parallel \begin{array}{l} \text{repeat } [y]_{\text{at}} \text{ end;} \\ [x]_{\text{na}} \end{array}$$

( If a thread sees a write,  
it sees everything that  
*“happened before”* that write )

# Message Passing



$[x]_{na} := 37;$   
 $[y]_{at} := 1;$  ||  $\text{repeat } [y]_{at} \text{ end};$   
 $[x]_{na}$

( If a thread sees a write,  
it sees everything that  
*“happened before”* that write )

# Coherence



$[x]_{\text{at}} := 1$   $\parallel$   $[x]_{\text{at}} := 2$   $\parallel$   $\begin{matrix} \text{print } [x]_{\text{at}} \\ \text{print } [x]_{\text{at}} \end{matrix}$   $\parallel$   $\begin{matrix} \text{print } [x]_{\text{at}} \\ \text{print } [x]_{\text{at}} \end{matrix}$

*Cannot get 1, 2 and 2, 1*

Total store ordering at each *independent* location

# Coherence



$[x]_{\text{at}}$  :    ||    || print [x]    || print [x] at

# Key Idea

Leverage per-location *coherence*  
for sound per-location *protocols*

Tota    tion


2, 1

# Release/Acquire

$[x]_{\text{at}} := 37;$   $\parallel$   $\dots$   $\parallel$   $[x]_{\text{at}} := 37;$   $\parallel$  **repeat**  $[y]_{\text{at}}$  **end;**  
 $[y]_{\text{at}} := 1;$   $\parallel$   $[y]_{\text{at}} := 1;$   $\parallel$   $[x]_{\text{at}}$



# Release/Acquire

$[x]_{\text{at}} := 37;$   $\parallel$   $\dots$   $\parallel$   $[x]_{\text{at}} := 37;$   $\parallel$   $\text{repeat } [y]_{\text{at}} \text{ end};$   
 $[y]_{\text{at}} := 1;$   $\parallel$   $[y]_{\text{at}} := 1;$   $\parallel$   $[x]_{\text{at}}$





# Release/Acquire

$[x]_{\text{at}} := 37;$   $\parallel$   $\dots$   $\parallel$   $[x]_{\text{at}} := 37;$   $\parallel$  repeat  $[y]_{\text{at}}$  end;  
 $[y]_{\text{at}} := 1;$   $\parallel$   $[y]_{\text{at}} := 1;$   $\parallel$   $[x]_{\text{at}}$




# Release/Acquire

$[x]_{\text{at}} := 37;$   $\parallel$   $\dots$   $\parallel$   $[x]_{\text{at}} := 37;$   $\parallel$  repeat  $[y]_{\text{at}}$  end;  
 $[y]_{\text{at}} := 1;$   $\parallel$   $[y]_{\text{at}} := 1;$   $\parallel$   $[x]_{\text{at}}$







Protocol name: *data*



Protocol name: *flag*



# Protocol name: *data*




$$data(\mathbf{0}, z) \triangleq z = 0$$


$$data(\mathbf{37}, z) \triangleq z = 37$$

---

# Protocol name: *flag*



## Protocol name: *data*




$$data(\mathbf{0}, z) \triangleq z = 0$$

$$data(\mathbf{37}, z) \triangleq z = 37$$

---

## Protocol name: *flag*




$$flag(\mathbf{0}, z) \triangleq z = 0$$

$$flag(\mathbf{1}, z) \triangleq z = 1 \wedge$$

$x: 37$	<i>data</i>
---------	-------------

# Resources vs. Knowledge

$$l \rightsquigarrow v$$



*Lower bound;*  
No stability check!

# Resources vs. Knowledge

$$t = t' \Rightarrow \Box(t = t')$$

$$\boxed{l : s \mid \tau} \Rightarrow \Box \boxed{l : s \mid \tau}$$

$$\Box P \Rightarrow \Box P * P$$

<i>Operation</i>	<i>Gain</i>	<i>Lose</i>
Read	Knowledge	-
Write	-	Resources
CAS: Success	Resources	Resources
CAS: Failure	Knowledge	-

<i>Operation</i>	<i>Gain</i>	<i>Lose</i>
Read	Knowledge	-
Write	-	Resources
CAS: Success	Resources	Resources
CAS: Failure	Knowledge	-

# Acquire Reads

$$\forall s' \sqsupseteq_{\tau} s. \forall z. \tau(s', z) \Rightarrow \Box Q$$

---

$$\left\{ \boxed{l : s \mid \tau} \right\} [l]_{\text{at}} \left\{ z. \exists s'. \boxed{l : s' \mid \tau} * \Box Q \right\}$$



# Acquire Reads

$$\forall s' \sqsupseteq_{\tau} s. \forall z. \tau(s', z) \Rightarrow \Box Q$$

---

$$\left\{ \boxed{l : s \mid \tau} \right\} [l]_{\text{at}} \left\{ z. \exists s'. \boxed{l : s' \mid \tau} * \Box Q \right\}$$

*Lower bound*

# Acquire Reads

*New state*



$$\forall s' \sqsupseteq_{\tau} s. \forall z. \tau(s', z) \Rightarrow \Box Q$$

---

$$\left\{ \boxed{l : s \mid \tau} \right\} [l]_{\text{at}} \left\{ z. \exists s'. \boxed{l : s' \mid \tau} * \Box Q \right\}$$



*Lower bound*

# Acquire Reads

*New state*

*Interpretation*

$$\forall s' \sqsupseteq_{\tau} s. \forall z. \tau(s', z) \Rightarrow \Box Q$$

---

$$\left\{ \boxed{l : s \mid \tau} \right\} [l]_{\text{at}} \left\{ z. \exists s'. \boxed{l : s' \mid \tau} * \Box Q \right\}$$

*Lower bound*

# Acquire Reads

$$\begin{array}{ccc} \text{New state} & \text{Interpretation} & \text{Gained knowledge} \\ \underbrace{\quad} & \underbrace{\quad} & \underbrace{\quad} \\ \forall s' \sqsupseteq_{\tau} s. \forall z. \tau(s', z) \Rightarrow \Box Q \end{array}$$



---

$$\left\{ \underbrace{\boxed{l : s \mid \tau}}_{\text{Lower bound}} \right\} [l]_{\text{at}} \left\{ z. \exists s'. \boxed{l : s' \mid \tau} * \Box Q \right\}$$





# Release/Acquire


$[x]_{\text{at}} := 37;$   $\parallel$   $\dots$   $\parallel$   $[x]_{\text{at}} := 37;$   $\parallel$  repeat  $[y]_{\text{at}}$  end;  
 $[y]_{\text{at}} := 1;$   $\parallel$   $[y]_{\text{at}} := 1;$   $\parallel$   $[x]_{\text{at}}$



# Release/Acquire

$[x]_{\text{at}} := 37;$   $\parallel$   $\dots$   $\parallel$   $[x]_{\text{at}} := 37;$   $\parallel$  **repeat  $[y]_{\text{at}}$  end,**  
 $[y]_{\text{at}} := 1;$   $\parallel$   $[y]_{\text{at}} := 1;$   $\parallel$   $[x]_{\text{at}}$






$[y]_{AT}$

$$flag(\mathbf{0}, z) \triangleq z = 0$$

$$flag(\mathbf{1}, z) \triangleq z = 1 \wedge$$





$$flag(\mathbf{0}, z) \triangleq z = 0$$

$$flag(\mathbf{1}, z) \triangleq z = 1 \wedge$$

$x: 37$	$data$
---------	--------

$y: \mathbf{0}$	$flag$
-----------------	--------

$[y]_{AT}$

$z. z = 0$	*	$y: \mathbf{0}$	$flag$		
$\vee z = 1$	*	$y: \mathbf{1}$	$flag$	*	
				$x: 37$	$data$

{ 

$x: 37$	$data$
---------	--------

 }

$[x]_{AT}$

$data(\mathbf{0}, z) \triangleq z = 0$

$data(\mathbf{37}, z) \triangleq z = 37$

$\{ \boxed{x: 37 \mid data} \}$

$[x]_{AT}$

$\{ z. z = 37 \star \boxed{x: 37 \mid data} \}$

$data(\mathbf{0}, z) \triangleq z = 0$

$data(\mathbf{37}, z) \triangleq z = 37$

<i>Operation</i>	<i>Gain</i>	<i>Lose</i>
Read	Knowledge	-
Write	-	Resources
CAS: Success	Resources	Resources
CAS: Failure	Knowledge	-

# Ownership Transfer

$[x]_{\text{na}} := 37;$      $\parallel$      $\text{repeat } [y]_{\text{at}} \text{ end};$   
 $[y]_{\text{at}} := 1;$      $\parallel$      $[x]_{\text{na}}$

How can we verify this ownership transfer  
if the read of  $y$  can only gain **knowledge**?

# Ownership Transfer

```
[x]na := 37; || repeat [y]at end;
```

[y] **Key Idea**

Allow implicit resource transfers  
through **escrows**

# Ghost Resources

$$\frac{\{P\} e \{x. Q\}}{\{P\} e \{x. Q * \exists i. \text{Token}(i)\}}$$

$$\text{Token}(i) * \text{Token}(i) \Rightarrow \text{false}$$

# Escrows

Creation

$$\frac{R * R \Rightarrow \text{false} \quad \{P\} e \{x. Q\}}{\{P\} e \{x. [R \rightsquigarrow Q]\}}$$



# Escrows

*Condition*



Creation

$$\frac{R * R \Rightarrow \text{false} \quad \{P\} e \{x. Q\}}{\{P\} e \{x. [R \rightsquigarrow Q]\}}$$

# Escrows

*Condition*



Creation

$$\frac{R * R \Rightarrow \text{false} \quad \{P\} e \{x. Q\}}{\{P\} e \{x. [R \rightsquigarrow Q]\}}$$

Fulfillment

$$\frac{\{P\} e \{x. Q\}}{\{R * [R \rightsquigarrow P]\} e \{x. Q\}}$$

# Escrows

*Condition*



Creation

$$\frac{R * R \Rightarrow \text{false} \quad \{P\} e \{x. Q\}}{\{P\} e \{x. [R \rightsquigarrow Q]\}}$$

Fulfillment

$$\frac{\{P\} e \{x. Q\}}{\{R * [R \rightsquigarrow P]\} e \{x. Q\}}$$

Knowledge

$$[R \rightsquigarrow P] \Rightarrow \Box [R \rightsquigarrow P]$$

$$\mathbf{XE}(\gamma) : \boxed{\gamma : \diamond} \overline{\text{Tok}} \rightsquigarrow x \hookrightarrow 37$$

$$\mathbf{YP}(\gamma)(0, z) \triangleq z = 0$$

$$\mathbf{YP}(\gamma)(1, z) \triangleq z = 1 * [\mathbf{XE}(\gamma)]$$

$$\left\{ x \hookrightarrow 0 * \boxed{y : 0 \mid \mathbf{YP}(\gamma)} \right\}$$

$$[x]_{\text{na}} := 37;$$

$$\left\{ x \hookrightarrow 37 * \boxed{y : 0 \mid \mathbf{YP}(\gamma)} \right\}$$

$$\left\{ [\mathbf{XE}(\gamma)] * \boxed{y : 0 \mid \mathbf{YP}(\gamma)} \right\}$$

$$[y]_{\text{at}} := 1;$$

$$\left\{ \boxed{y : 1 \mid \mathbf{YP}(\gamma)} \right\}$$

$$\left\{ \boxed{\gamma : \diamond} * \boxed{y : 0 \mid \mathbf{YP}(\gamma)} \right\}$$

$$\text{repeat } [y]_{\text{at}} \text{ end;}$$

$$\left\{ \boxed{\gamma : \diamond} * \boxed{y : 1 \mid \mathbf{YP}(\gamma)} \right\}$$

$$\left\{ * [\mathbf{XE}(\gamma)] \right\}$$

$$\left\{ x \hookrightarrow 37 \right\}$$

$$[x]_{\text{na}}$$

$$\left\{ z. z = 37 * x \hookrightarrow 37 \right\}$$

Soundness

# Soundness

...ask Viktor!

# Principles of the Model

- Label *hb* (happens-before) edges with resources/knowledge
- “Concurrent” edges  $\Rightarrow$  compatible labels
- For each location, *mo* simulated by protocol

# The Big Picture



# What We've Done

- Extends Viktor's previous RSL logic
- Release-acquire protocols
- Ghost state and escrows
- Case studies:
  - Michael-Scott queue
  - Linux *bounded* ticket lock
  - Linux circular buffer
- Complete soundness proof in Coq!

# What We've Done

- Extends Viktor's previous RSL logic
- Release-acquire protocols

## Takeaway

Separation logic *can* make sense of (a form of) weak memory!

- Linux circular buffer
- Complete soundness proof in Coq!

# What We Want to Do

- Full C11:
  - Add release/consume
  - Add relaxed *reads*
  - Relaxed *writes* appear broken
- Refinement reasoning
- Weak data structure specifications