




# A programming/specification and verification problem based on the Intel QPI protocol ("QuickPath Interconnect")

```
import FIFO#*;  
typedef Bit#(32) DataT;  
module ex_in1_out2_bs(Empty);  
  Integer fifo_depth = 16;  
  function Bit#(1) determine_queue(DataT val);  
    return (val[0]);  
  endfunction  
  FIFO#(DataT) inbound1();  
  mkSizedFIFO#(fifo_depth) the_inbound1(inbound1);  
  FIFO#(DataT) outbound1();  
  mkSizedFIFO#(fifo_depth) the_outbound1(outbound1);  
  FIFO#(DataT) outbound2();  
  mkSizedFIFO#(fifo_depth) the_outbound2(outbound2);  
  rule enq1 (True);  
    DataT in_data = inbound1.first;  
    FIFO#(DataT) out_queue =  
      determine_queue(in_data) == 0 ? outbound1 : outbound2;  
    out_queue.enq(in_data );  
    inbound1.deq;  
  endrule : enq1  
endmodule : ex_in1_out2_bs
```

Rishiyur S. Nikhil  
WG 2.8, April 2010, Shirahama



www.bluespec.com

# The Problem

I'm going to give you an informal (but hopefully clear) description of a part of a communication protocol, from Intel's new "QuickPath Interconnect".

(Involves concurrency, mutual recursion, "real time")

How would you formalize it in a programming language or specification language of your choice?


And, how would you prove correctness properties about it?

*I can share a PDF of this problem description, to remind you of the details*

*If there is interest, I can show BSV code (Bluespec SystemVerilog) for this, later in the week (rewrite rules).*

*This code is synthesizable to hardware (via Verilog).*

# QPI information used in this presentation



Everything in this presentation about QPI is based only on information from the book pictured at left, which can be purchased from Intel Press and Amazon.com.

(no proprietary information)

# Where QPI is used




Figure 2.1 Two-Processor System Based on Intel® QuickPath Interconnect Technology

Intel's FSB (Frontside Bus) was used for the last 10 years to interconnect multiprocessor components. QPI replaces FSB, and is expected to be used for the next 10 years.





Figure 1.6 System with Four Processors Employing Intel® QuickPath Interconnect Technology


↔ QPI link (point-to-point)

# QPI Protocol stack




**Figure 1.10** Layers Defined for the Intel® QuickPath Architecture

# Context



# Link Layer (LL) detail (based on QPI book)




*All this is background context; now begins today's problem description*

*Conceptually, every flit has a sequence number (starting at 0); not actually carried on flits*



# Link Layer (LL) detail (based on QPI book)




*All this is background context; now begins today's problem description*

*Conceptually, every flit has a sequence number (starting at 0); not actually carried on flits*




# Moving flits: 1<sup>st</sup> approximation



*A flit must be sent on every clock; if none available, send a NULL flit  
For each 8 flits you receive, send an Ack bit back on a flit going the other way*




# Moving flits: 2<sup>nd</sup> approximation (partially fixed)




*Flits may be corrupted in the Physical Layer; detect this using a CRC check  
For now, assume LLR.Req and LLR.Ack flits are not themselves corrupted*

# Moving flits: 2<sup>nd</sup> approximation (bug fixed)



*Flits may be corrupted in the Physical Layer; detect this using a CRC check  
For now, assume LLR.Req and LLR.Ack flits are not themselves corrupted*

# Moving flits: final version (extra credit)



*Now assume LLR.Req and LLR.Ack flits may also be corrupted (bad CRC).  
 Eventually, LL must go to "error state", but invent a mechanism that doesn't give up too easily*







# Slides accompanying a code-walkthrough of the BSV solution to the QPI problem

Rishiyur S. Nikhil


WG 2.8, April 2010, Shirahama

```
import FIFO#*;
typedef Bit#(32) DataT;
module ex_in1_out2_bs(Empty);
  Integer fifo_depth = 16;


  function Bit#(1) determine_queue(DataT val);
    return (val[0]);
  endfunction

  FIFO#(DataT) inbound1;
  mkSizedFIFO#(fifo_depth) the_inbound1(inbound1);
  FIFO#(DataT) outbound1;
  mkSizedFIFO#(fifo_depth) the_outbound1(outbound1);
  FIFO#(DataT) outbound2;
  mkSizedFIFO#(fifo_depth) the_outbound2(outbound2);


  rule enq1 (True);
    DataT in_data = inbound1.first;
    FIFO#(DataT) out_queue =
      determine_queue(in_data) == 0 ? outbound1 : outbound2;
    out_queue.enq(in_data);
  inbound1.deq;
  endrule : enq1
endmodule : ex_in1_out2_bs
```



www.bluespec.com



# Moving flits



# Module structure

